ASET datasheet and application note, data sheet, circuit, pdf, cross reference, pinout

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

ASET Datasheet, Circuit, PDF, Cross Reference, & Application Note Results

		1 - 1 of about 1 for ASET
ASET	Abracon Corporation	TIGHT STABILITY INDUSTRIAL GRADE OSCILLATOR	196.35 Kb, 2 Pages.

	1 - 50 of about 282 for ASET
First line: PROCESS CHANGE NOTIFICATION PCN0411 ADDITIONAL TEST FINISHED GOODS INVENTORY LOCATION Change Description: Altera adding Taiwan (ASET) Test Finished Goods Inventory (FGI) location. Abstract: .. Altera is adding ASE Taiwan ASET as a new Test and Finished Goods Inventory FGI location. Reason For Change: ASET is already a strategic manufacturing partner for Altera’s existing products .. Tags: PCN0411	16.3 Kb	1 Pages	Original

First line: CRYSTAL OSCILLATOR OSCILLATOR SOCKET CRYSTAL/CRYSTAL TEST BURN SOCKET AXS-3225-04-05 Accurate reliable testing frequency control devices Contact force ideal avoiding measurement error Highest quality socket available Clam shell design easy open close Reliable gold plated POGO pins Suitable high temp Abstract: .. ASET for a pdf download go to www.abracon.com/Oscillators/ASET.pdf ASEK for a pdf download go to www.abracon.com/Oscillators/ASET.pdf * ABRACON test and burn in sockets are compatible .. Tags: AXS-3225-04-05	340.04 Kb	1 Pages	Original

First line: TIGHT STABILITY INDUSTRIAL GRADE CRYSTAL OSCILLATOR ASET SERIES FEATURES: Highly reliable seam-sealed package current consumption phase noise jitter Industrial grade tight temperature stability available (±10ppm +85°C) Fast start-up time CMOS output with Tri-state function Abstract: .. PARAMETERS ABRACON P/N: ASET Series. ABRACON IS ISO 9001 / QS 9000 CERTIFIED. ABRACON IS ISO 9001 / QS 9000 CERTIFIED. Frequency: 0.500MHz 500MHz to 45.000MHz 000MHz . Standard Frequencies: 10, 13, 20, 26, 25, 31 .. Tags: datasheet abstract..	197.35 Kb	2 Pages	Original

First line: TIGHT STABILITY INDUSTRIAL GRADE OSCILLATOR ASET SERIES FEATURES: Highly reliable seam-sealed package current consumption phase noise jitter Industrial grade tight temperature stability (±5.0ppm +85°C) Fast start-up time CMOS output with Tri-state function Available Quarter 2007 Abstract: .. TIGHT STABILITY INDUSTRIAL GRADE OSCILLATOR. \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| ASET SERIES. STANDARD SPECIFICATIONS: OPTIONS AND PART IDENTIFICATION: Left blank if standard APPLICATIONS: • Home networking .. Tags: datasheet abstract..	196.36 Kb	2 Pages	Original

First line: TIGHT STABILITY INDUSTRIAL GRADE CRYSTAL OSCILLATOR ASET SERIES FEATURES: Highly reliable seam-sealed package current consumption phase noise jitter Industrial grade tight temperature stability available (±10ppm +85°C) Fast start-up time CMOS output with Tri-state function Abstract: .. ASET SERIES 3.2 x 2.5 x 0.9mm Pb RoHS Compliant. 4.000MHz 000MHz to 54.000MHz 000MHz 5, 10, 12, 16, 20, 24, 26, 27, 32, 40, 44MHz 44MHz . 7mA max. �2 ppm/ first year, �7 ppm/ 10 years -143dBc -143dBc /Hz Typ. k l u B k .. Tags: datasheet abstract..	894.67 Kb	2 Pages	Original

First line: Manipulating Read Write Pointers LF3312 Application Note LF3312 been designed support flexible manipulation Write Read pointers. Each write read pointer, whether single dual memory channel mode, set/jumped specified address anywhere within address space memory. Jumping these pointers arbitrary addre Abstract: .. There are dynamic control pins such as ACLR, BCLR, RLCR, ASET, BSET, and RSET that can be used to ‘jump’ the W/R pointers to specific addresses. Due to the shear number of possibilities of manipulating .. Tags: LF3312 LF3312 s LF3312s	406.4 Kb	12 Pages	Original

First line: Preliminry Technicl FEATURES Current rnge Monitor Photo Diode current 50uA 1200uA Closed loop control Averge Power Lser lser degrde lrms Automtic lser shutdown, Full current prmeter monitoring opertion -40'C 85'C Temperture Rnge x5mm LFCSP pckge APPLICATIONS Fiber Optic Communiction Abstract: .. ALARM SET ASET Allowable Resistance Range 1.2 13 KΩ. Voltage 1.15 1.23 1.35 V. Hysterisis 5 % LOGIC INPUTS ALS, MODE Vih 2.4 V. Vil 0.8 V. ALARM OUTPUTS Internal 30K Ohm Pull up Voh 2.4 V. Vol 0.4 V. IBMON .. Tags: eg and g laser diode diagram of light sensitive alarm 30K OHM datasheet abstract..	457.1 Kb	9 Pages	Original

First line: PRELIMINARY TECHNICAL DATA DUAL LOOP 50Mbps 622Mbps LASER DIODE DRIVER ADN2848 Abstract: .. ASET. LD MPD. ALS. PAVCAP ERCAP. GND GND. CLKSEL. VCC. GND. PSET. ERSET. IMMON. FAIL. IMPDMON. DEGRADE. IBMON .. ASET. 16. 32. DATAP. DATAN. GND1. CLKP. CLKN. VCC1. ERCAP. PAVCAP. ALS. IBMON. VCC3. GND3. FAIL. CLKSEL. DEGRADE. 24 .. Tags: ADN2848	255.53 Kb	7 Pages	Original

First line: FEATURES Current Rnge Monitor Photodiode Current 1200 Closed-Loop Control Averge Power Lser FAIL Lser DEGRADE Alrms Automtic Lser Shutdown, Full Current Prmeter Monitoring Opertion Temperture Rnge 32-Led LFCSP Pckge APPLICATIONS Fiber Optic Communiction Continuous Lser Averge Power Controller ADN283 Abstract: .. ASET. FEATURES Bias Current Range 4 mA to 200 mA Monitor Photodiode Current 50 A to 1200 A Closed-Loop Control of Average Power Laser FAIL and Laser DEGRADE Alarms Automatic Laser Shutdown, ALS .. Tags: diagram of light sensitive alarm ADN2830	204.43 Kb	12 Pages	Original

First line: MULTIRATE DUAL LOOP 155Mbps 2.7Gbps LASER DIODE DRIVER Preliminry Technicl Abstract: .. ASET. GND. LD MPD. MPD2. ALS. PAVCAP ERCAP. GND GND. CLKSEL. VCC. GND. Tied to Gnd if not used. PSET. ERSET .. ASET. ERSET. PSET. GND. GND. IMPD. IMPDMON. IMPDMON2. VCC4. GND4. IMPD2. CCBIAS. VCC. /0 0 ’& .%, 1 2, !’1 .. Tags: datasheet abstract..	302.81 Kb	10 Pages	Original

First line: PRELIMINARY TECHNICAL DATA DUAL LOOP 50Mbps 3.3Gbps LASER DIODE DRIVER ADN2847 Abstract: .. ASET. GND. LD MPD. MPD2. 10nF 10nF . ALS. PAVCAP ERCAP. GND GND. CLKSEL. VCC. GND. PSET. ERSET. LBW SET IDTONE. IMMON .. ASET. IMPDM O N2. 36. 37. 25. / 2 0$044 2 C 2 C 0. / 7$0 7$7 7$B / # $% , /0. 1. 2 3% 4 5 % % 4 # , 6!45 * 64 #’ ’ 6 .. Tags: a700 ADN2847	303.99 Kb	10 Pages	Original

First line: FEATURES Mbps Gbps Opertion Typicl Rise/Fll Time Current Rnge Modultion Current Rnge Monitor Photodiode Current 1200 Closed-Loop Control Power Extinction Rtio Lser Lser Degrde Alrms Automtic Lser Shutdown, Functionlity DWDM Optionl Clocked Full Current Prmeter Monitoring Opertion 48-Led LFCSP Pckge Abstract: .. ALARM SET ASET Allowable Resistance Range 1.2 25 kΩ. Voltage 1.15 1.23 1.35 V. Hysteresis 5 % CONTROL LOOP Time Constant 0.22 sec LBWSET = GND 2.25 sec LBWSET = VCC DATA INPUTS DATAP, DATAN, CLKP .. Tags: AD9851* ADN2841	319.34 Kb	12 Pages	Original

First line: FEATURES Mbps Gbps Opertion Typicl Rise/Fll Time Current Rnge Modultion Current Rnge Monitor Photodiode Current 1200 Closed-Loop Control Power Extinction Rtio Lser Lser Degrde Alrms Automtic Lser Shutdown, Functionlity DWDM Optionl Clocked Full Current Prmeter Monitoring Opertion 48-Led LFCSP Pckge Abstract: .. ALARM SET ASET Allowable Resistance Range 1.2 25 kΩ. Voltage 1.15 1.23 1.35 V. Hysteresis 5 % CONTROL LOOP Time Constant 0.22 sec LBWSET = GND 2.25 sec LBWSET = VCC DATA INPUTS DATAP, DATAN, CLKP .. Tags: FU-445SDF-WM1 AD9851* ADN2841	266.75 Kb	12 Pages	Original

First line: Picture-in-Picture Multi-source Buffering LF3312 Application Note Multiple independent data/video streams written into shared linear address space using multiple LF3312s. Picture Picture applications implemented where multiple video feeds buffered simultaneously data view/read stored single memory w Abstract: .. inputs and outputs are tied together - except for the 12bit 12bit AIN input ports and ASET write pointer control pins, which remain independent. In this manner, each device is responsible for 1/N of the .. Tags: LF3312 LF3312s	98.61 Kb	5 Pages	Original

First line: altddio_out Altera Double Data Rate Megafunctions Innovation Drive Jose, 95134 (408) 544-7000 http://www.altera.com Quartus Version: Document Version: Document Date: Abstract: .. The aset and aclr ports cannot be connected at the same time. Asynchronous set. aset This option adds an asynchronous set to the megafunction. The aset and aclr ports cannot be connected at the same .. Tags: altddio_out altera double data rate megafunction datasheet abstract..	797.35 Kb	34 Pages	Original

First line: material posted here with permission IEEE. Internal personal this material permitted. However, permission reprint/republish this material advertising promotional purposes creating collective works resale redistribution must obtained fron IEEE writing pubs-permissions.org. choosing view this document Abstract: .. The second type of event was defined as an Analog Single Event Transient ASET . These were identified by a long string of errors that lasted several to hundreds of consecutive clock cycles. .. Tags: VIRTEX4* ADC08D1000WG-QV	425.39 Kb	5 Pages	Original

First line: CP-32 Dual-Loop Mbps 1.25 Gbps Laser Diode Driver ADN2848 Mbps 1.25 Gbps operation Single operation Bias current range: Modulation current range: Monitor photo diode current: 1200 supply current Closed-loop control power extinction ratio Full current parameter monitoring Laser fail laser degrade ala Abstract: .. ALARM SET ASET Allowable Resistance Range 1.2 25 kΩ. Voltage 1.1 1.2 1.3 V. Hysteresis 5 % CONTROL LOOP Low loop bandwidth selection. Time Constant 0.22 sec LBWSET = GND. 2.25 sec LBWSET = VCC. DATA INPUTS .. Tags: CP-32 Photo DIODE (any type) datasheet apc driver for laser diode ADN2848	324.86 Kb	12 Pages	Original

First line: FEATURES Mbps 1.25 Gbps Opertion Single Opertion Current Rnge Modultion Current Rnge Monitor Photo Diode Current 1200 Supply Current Closed-Loop Control Power Extinction Rtio Full Current Prmeter Monitoring Lser Lser Degrde Alrms Automtic Lser Shutdown, Optionl Clocked Supports Rtes 32-Led LFCSP Pck Abstract: .. ALARM SET ASET Allowable Resistance Range 1.2 25 kΩ. Voltage 1.1 1.2 1.3 V. Hysteresis 5 % CONTROL LOOP Low Loop Bandwidth Selection. Time Constant 0.22 s LBWSET = GND. 2.25 s LBWSET = VCC. DATA INPUTS .. Tags: apc driver for laser diode ADN2848	232.26 Kb	12 Pages	Original

First line: lathes LF3312 12-Mbit Frame Buffer FIFO Abstract: .. In random access write mode OPMODE = 2, ASET = 0, BSET = 1 , on each active write clock cycle rising edge of AWCLK = BWCLK for which AWEN = BWEN is LOW , the user directs the write pointer to any desired .. Tags: lathes fifo flag read write empty full buffer cascade er fifo buffer empty full flag error reset LF3312	597.99 Kb	34 Pages	Original

First line: AD9850 32-lead LFCSP_VQ 32-Lead Lead Frame Chip Scale Package LFCSP_VQ mpd 1026 Dual-Loop Mbps Gbps Laser Diode Driver ADN2847 Mbps Gbps operation Single operation Typical rise/fall time: Bias current range: Modulation current range: Monitor photodiode current: 1200 Dual functionality DWDM supply cu Abstract: .. ALARM SET ASET Allowable Resistance Range 1.2 25 kΩ. Voltage 1.1 1.2 1.3 V. Hysteresis 5 % CONTROL LOOP Low Loop Bandwidth selection. Time Constant 0.22 sec LBWSET = GND. 2.25 sec LBWSET = VCC. DATA INPUTS .. Tags: mpd 1026 32-Lead Lead Frame Chip Scale Package LFCSP_VQ 32-lead LFCSP_VQ AD9850 apc driver for laser diode AD9851* ad9834 ADN2847	507.29 Kb	16 Pages	Original

First line: FEATURES Mbps Gbps Opertion Single Opertion Typicl Rise/Fll Time Current Rnge Modultion Current Rnge Monitor Photodiode Current 1200 Functionlity DWDM Supply Current Closed-Loop Control Power Extinction Rtio Full Current Prmeter Monitoring Lser Lser Degrde Alrms Automtic Lser Shutdown, Optionl Clock Abstract: .. ALARM SET ASET Allowable Resistance Range 1.2 25 kΩ. Voltage 1.1 1.2 1.3 V. Hysteresis 5 % CONTROL LOOP Low Loop Bandwidth Selection. Time Constant 0.22 s LBWSET = GND. 2.25 s LBWSET = VCC. DATA INPUTS .. Tags: k 1191 AD9851* ad9834 ADN2847	367.27 Kb	12 Pages	Original

First line: full subtractor implementation using NOR gate transistor c 6073 full subtractor circuit using nor gates Quick Reference Guide About this Quick Reference Guide Abstract: .. aset aclr aload aconst. 22 Altera Corporation. Arithmetic Functions. Parameters. Name Type Required Description. aset Input No Asynchronous set input. Default = 0. Sets q[] outputs to all 1s, or .. Tags: full subtractor circuit using nor gates transistor c 6073 full subtractor implementation using NOR gate 240-0266 datasheet abstract..	256.08 Kb	48 Pages	Original

First line: LD-based Parallel Latch V1.0.3 Functional Description Abstract: .. ASET Input Asynchronous Set: forces all. outputs to a High state when driven. ACLR Input Asynchronous Clear: forces. all outputs to a Low state when driven. SSET Input Synchronous Set: forces all. outputs .. Tags: synchronous inverter schematic datasheet abstract..	65.08 Kb	4 Pages	Original

First line: FD-based Parallel egister V2.0 Abstract: .. ASET Input Asynchronous Set ‐ forces. all outputs to a High state when driven. Figure 2: FD Register Options Parameterization Screen. ACLR Input Asynchronous Clear ‐ forces. all outputs to a Low state .. Tags: datasheet abstract..	147.53 Kb	4 Pages	Original

First line: Multiplexer V2.0 Abstract: .. ASET Input Asynchronous Set: forces. the registered output to a high state when driven. ACLR Input Asynchronous Clear: forces. outputs to a Low state when driven. SSET Input Synchronous Set: forces .. Tags: datasheet abstract..	70.4 Kb	4 Pages	Original

First line: LD-based Parallel Latch V2.0 Abstract: .. ASET Input Asynchronous Set: forces all. outputs to a High state when driven. ACLR Input Asynchronous Clear: forces. all outputs to a Low state when driven. SSET Input Synchronous Set: forces all. outputs .. Tags: datasheet abstract..	99.84 Kb	4 Pages	Original

First line: PRELIMINARY TECHNICAL DATA MULTIRATE DUAL LOOP 155Mbps 2.7Gbps LASER DIODE DRIVER Preliminry Technicl FEATURES 155Mbps Gbps Opertion Typicl rise/fll time Current rnge Modultion Current rnge Monitor Photo Diode current 1100uA Closed loop control Power Extinction Rtio Lser lser degrde lrms Automtic ls Abstract: .. ASET. GND. LD MPD. MPD2. ALS. PAVCAP ERCAP. GND GND. CLKSEL. VCC. GND. Tied to Gnd if not used. PSET. ERSET .. ASET. ERSET. PSET. GND. GND. IMPD. IMPDMON. IMPDMON2. VCC4. GND4. IMPD2. CCBIAS. /0 0 ’& .%, 1 2, !’1$’,!%1 .. Tags: STM-1 4 16	296.79 Kb	10 Pages	Original

First line: FEATURES Rtes from 9.952 Gbps 10.709 Gbps Typicl Rise/Fll Time ps/23 Current Rnge Modultion Current Rnge Monitor Photodiode Current 1200 Closed-Loop Control Both Averge Opticl Power Extinction Rtio Lser Lser Degrde Alrms Automtic Lser Shutdown, Functionlity Wvelength Control Inputs Internl Termintio Abstract: .. ALARM SET ASET Allowable Resistance Range 1.2 13.2 k . Voltage 1.15 1.35 V. Hysteresis 5 % CONTROL LOOP Time Constant 0.22 s. DATA INPUTS DATAP, DATAN V p-p Single-Ended Peak-to-Peak 300 800 .. Tags: ADN2843	259.78 Kb	12 Pages	Original

First line: FEATURES Rtes from 9.952 Gbps 10.709 Gbps Typicl Rise/Fll Time ps/23 Current Rnge Modultion Current Rnge Monitor Photodiode Current 1200 Closed-Loop Control Both Averge Opticl Power Extinction Rtio Lser Lser Degrde Alrms Automtic Lser Shutdown, Functionlity Wvelength Control Inputs Internl Termintio Abstract: .. ALARM SET ASET Allowable Resistance Range 1.2 13.2 k . Voltage 1.15 1.35 V. Hysteresis 5 % CONTROL LOOP Time Constant 0.22 s. DATA INPUTS DATAP, DATAN V p-p Single-Ended Peak-to-Peak 300 800 .. Tags: ADN2843	316.03 Kb	12 Pages	Original

First line: FD-based Parallel Register DS225 April Abstract: .. ASET Input Asynchronous Set – forces. all outputs to a High state when driven. ACLR Input Asynchronous Clear: forces. all outputs to a Low state when driven. SSET Input Synchronous Set: forces all .. Tags: DS225	64.24 Kb	4 Pages	Original

First line: Application Note AC162 Initialization Emulation ProASICPLUS Devices ProASIC FPGAs reprogrammable live power-up therefore offer single-chip solution programmable logic applications. ProASICPLUS device architecture includes dedicated embedded SRAM memory blocks. ProASICPLUS embedded SRAM blocks have f Abstract: .. Aset rst_n , .En-able test_active ; endmodule. The Appendix of this document includes the Verilog code for the counter, shift register, pipeline register and the memory blocks. The following .. Tags: AC162 AC162	175.88 Kb	8 Pages	Original

First line: Video Frame Synchronization Video Memory Application Note Abstract: .. BWCLK. AREN. ASET. RSET. BSET. AWCLK. ACLR. RCLK. RCLR. BIN. AOUT. BOUT. AIN. AWEN BWEN AIEN. BCLR. BIEN. BREN .. Tags: datasheet abstract..	38.58 Kb	1 Pages	Original

First line: 10.709 Gb/s LASER DIODE DRIVER Chipset ADN2843 Abstract: .. ALARM SET ASET Allowable Resistance Range Voltage. 1.15k 1.15. 13.5k 1.35. Ω V. CONTROL LOOP Time Constant 0.22. 2.25. s s LBWSET= Vcc. DATA INPUTS DATAP, DATAN Vpk-pk single ended Input impedance .. Tags: ADN2843	57.22 Kb	9 Pages	Original

First line: LF3312 12-Mbit Frame Buffer FIFO Abstract: .. ASET. ACLR. AWEN. AWCLK. READ. CONTROL A RSET. RCLR. RCLK. AREN. BPE. BPF FLAG. GENERATOR B. READ. CONTROL B .. ASET. ACLR. AWEN. AWCLK. AMARK. AIEN. MASTER CONTROL. I C 2. SCL. SDA. PROGRAM. CHIP_ADDR6-0 7. PDATA 8. PADDR 6 .. Tags: LF3312	694.75 Kb	32 Pages	Original

First line: LF3312 12-Mbit Frame Buffer FIFO Abstract: .. ASET. ACLR. AWEN. AWCLK. READ. CONTROL A RSET. RCLR. RCLK. AREN. BPE. BPF FLAG. GENERATOR B. READ. CONTROL B .. ASET. ACLR. AWEN. AWCLK. AMARK. AIEN. MASTER CONTROL. I C 2. SCL. SDA. PROGRAM. CHIP_ADDR6-0 7. PDATA 8. PADDR 6 .. Tags: LF3312	697.03 Kb	32 Pages	Original

First line: LF3312 12-Mbit Frame Buffer FIFO Abstract: .. ASET. ACLR. AWEN. AWCLK. READ. CONTROL A RSET. RCLR. RCLK. AREN. BPE. BPF FLAG. GENERATOR B. READ. CONTROL B .. ASET. ACLR. AWEN. AWCLK. AMARK. AIEN. MASTER CONTROL. I C 2. SCL. SDA. PROGRAM. CHIP_ADDR6-0 7. PDATA 8. PADDR 6 .. Tags: LF3312	730.53 Kb	32 Pages	Original

First line: ABRACON CORPORATION Product Releases 2007 ULTRA MINIATURE PURE SILICON CLOCK OSCILLATOR Abstract: .. ASET. ASET SERIES TIGHT STABILITY INDUSTRIAL GRADE OSCILLATOR. • RoHS compliant • Suitable for reflow • Tight stability available. • Smallest package size in industry • Portable radios and MP3 players .. Tags: datasheet abstract..	219.42 Kb	2 Pages	Original

First line: Single Output Gate V1.0.2 Xilinx Inc. 2100 Logic Drive Jose, 95124 Phone: 408-559-7778 Fax: 408-559-7114 E-mail: coregen@xilinx.com www.xilinx.com/ipcenter Abstract: .. ASET Input Asynchronous Set: forces. the registered output to a High state when driven. ACLR Input Asynchronous Clear: forces. outputs to a Low state when driven. SSET Input Synchronous Set: forces .. Tags: datasheet abstract..	69.06 Kb	6 Pages	Original

First line: Binary Decoder V1.0.3 Functional Description Abstract: .. ASET Input Asynchronous Set: forces. registered output to a High state when driven. ACLR Input Asynchronous Clear: forces. outputs to a Low state when driven. SSET Input Synchronous Set: forces. registered .. Tags: datasheet abstract..	69.98 Kb	6 Pages	Original

First line: Multiplexer V1.0.3 Functional Description Abstract: .. ASET Input Asynchronous Set: forces. the registered output to a high state when driven. ACLR Input Asynchronous Clear: forces. outputs to a Low state when driven. SSET Input Synchronous Set: forces .. Tags: datasheet abstract..	68.81 Kb	5 Pages	Original

First line: FD-based Shift egister V1.0.3 Xilinx Inc. 2100 Logic Drive Jose, 95124 Phone: 408-559-7778 Fax: 408-559-7114 www.xilinx.com/ipcenter Abstract: .. ASET Input Asynchronous Set: forces. registered output to a High state when driven. ACLR Input Asynchronous Clear: forces. outputs to a Low state when driven. SSET Input Synchronous Set: forces. registered .. Tags: fill* datasheet abstract..	72.28 Kb	5 Pages	Original

First line: Gate V1.0.3 Xilinx Inc. 2100 Logic Drive Jose, 95124 Phone: 408-559-7778 Fax: 408-559-7114 www.xilinx.com/ipcenter Abstract: .. ASET Input Asynchronous Set: forces. the registered output to a High state when driven. ACLR Input Asynchronous Clear: forces. outputs to a Low state when driven. SSET Input Synchronous Set: forces .. Tags: datasheet abstract..	71.72 Kb	5 Pages	Original

First line: synchronous inverter schematic Gate V1.0.2 Xilinx Inc. 2100 Logic Drive Jose, 95124 Phone: 408-559-7778 Fax: 408-559-7114 E-mail: coregen@xilinx.com www.xilinx.com/ipcenter Abstract: .. ASET Input Asynchronous Set: forces. the registered output to a high state when driven. ACLR Input Asynchronous Clear: forces. outputs to a low state when driven. Fi 1 B. Figure 1: Main Bus Gate Parameterization .. Tags: synchronous inverter schematic datasheet abstract..	108.08 Kb	5 Pages	Original

First line: true bypass Twos Complementer V1.0.3 Functional Description Abstract: .. ASET Input Asynchronous Set: forces. registered output to a high state when driven. ACLR Input Asynchronous Clea: forces. outputs to a low state when driven. SSET Input Synchronous Set: forces. registered .. Tags: true bypass datasheet abstract..	43.06 Kb	5 Pages	Original

First line: Multiplexer V1.0.3 Functional Description Abstract: .. ASET Input Asynchronous Set: forces. the registered output to a High state when driven. ACLR Input Asynchronous Clear: forces. outputs to a Low state when driven. SSET Input Synchronous Set: forces .. Tags: datasheet abstract..	70.06 Kb	5 Pages	Original

First line: Comparator V1.0.3 December 1999 Product Specification synchronous controls Incorporates Xilinx Smart-IP technology maximum performance used with version 2.1i later Xilinx Generator System Abstract: .. ASET Input Asynchronous Set - forces. the registered output to a high state when driven. ACLR Input Asynchronous Clear - forces. outputs to a low state when driven. SSET Input Synchronous Set - forces .. Tags: 3/COMPARATOR datasheet abstract..	70.35 Kb	5 Pages	Original

First line: Variable Parallel Virtex Multiplier V1.0.2 October 1999 Product Specification Optional registered outputs Optional: Clock Enable, Asynchronous Clear, Asynchronous Set, Synchronous Clear Synchronous High performance density using Xilinx elational Placed Macro (PM) mapping placement technology used wi Abstract: .. aset Input Active High asynchronous. set. sclr Input Active High synchronous. clear. sset Input Active High synchronous set. P N+M -1:0 Output Output data product P A B. ce. aclr. aset. sclr. sset clk .. Tags: datasheet abstract..	95.91 Kb	4 Pages	Original

First line: FD-based Parallel egister V1.0.3 Functional Description Abstract: .. ASET Input Asynchronous Set ‐ forces. all outputs to a High state when driven. ACLR Input Asynchronous Clear ‐ forces. all outputs to a Low state when driven. SSET Input Synchronous Set ‐ forces all .. Tags: datasheet abstract..	66.38 Kb	4 Pages	Original

First line: Gate V2.0 Abstract: .. ASET Input Asynchronous Set: forces. the registered output to a High state when driven. ACLR Input Asynchronous Clear: forces. outputs to a Low state when driven. SSET Input Synchronous Set: forces .. Tags: datasheet abstract..	112.52 Kb	5 Pages	Original

First line: Variable Parallel Virtex Multiplier V2.0 July 2000 Product Specification Optional registered outputs Optional: Clock Enable, Asynchronous Clear, Asynchronous Set, Synchronous Clear Synchronous High performance density using Xilinx elational Placed Macro (PM) mapping placement technology used with Xi Abstract: .. : An ASET input pin is generated. Table 1: Core Signal Pinout. Signal. Signal Direction. Description. A N-1:0 Input Input data multiplicand B M-1:0 Input Input data multiplier ce Input Active .. Tags: datasheet abstract..	69.04 Kb	4 Pages	Original

Datasheets per page: 50 \| 250 \| 500

Access Notice

Unusual activity from your IP address or subnet. Our Cross reference data is temporarily hidden from view. One of our administrators will manually check this activity.