| Contextual Datasheet Results |
1 - 50 of about 64 for APEX20K |
 |
First line: DCAN Configurable Controller OVERVIEW DCAN stand-alone controller Controller Area Network CAN widely Abstract: .. APEX20K -1 1956 + 2 ESB 66 MHz. ACEX1K -1 1956 + 2 ESB 66 MHz. FLEX10KE -1 1956 + 2 ESB 66 MHz. 8-bit CPU Core performance in ALTERA® devices. Device. Speed grade Logic Cells Fmax. CYCLONE -6 1967 + 2 ESB 124 MHz .. datasheet abstract.. |
109.38 Kb |
3 Pages |
 |
 |
|
 |
First line: Mbps Dual-Speed Ethernet Media Access Controller Alcatel PE-MACMII module Mbps Ethernet Media Abstract: .. Device Family APEX20K APEX20KE. Device Used EP20K400FC672-1 EP20K400EFC672-1. Logic Cell Usage1. 1787 1784. EAB/ESB Usage. 0 0. Fmax2 25+ 25+ Core I/O Count3. 223 223. Included with MACMII Core Documentation .. datasheet abstract.. |
18.88 Kb |
1 Pages |
 |
 |
|
 |
First line: Mbps Dual-Speed Ethernet Media Access Controller Alcatel PE-MACMII module Mbps Ethernet Media Abstract: .. Device Family APEX20K APEX20KE. Device Used EP20K400FC672-1 EP20K400EFC672-1. Logic Cell Usage1. 1807 1805. EAB/ESB Usage. 0 0. Fmax2 52 61. Core I/O Count3. 223 223. Included with MACMII Core Documentation .. datasheet abstract.. |
19.23 Kb |
1 Pages |
 |
 |
|
 |
First line: DINT2FP Integer Floating Point Pipelined Converter OVERVIEW DINT2FP pipelined integer floating point Abstract: .. APEX20K -1 470 61 MHz. APEX20KE -1 470 73 MHz. APEX20KC -7 470 87 MHz. APEX-II -7 470 103 MHz. MERCURY -5 570 157 MHz. STRATIX -5 400 150 MHz. CYCLONE -6 385 156 MHz. STRATIX-II -3 330 234 MHz. CYCLONE-II -6 410 .. datasheet abstract.. |
94.28 Kb |
2 Pages |
 |
 |
|
 |
First line: DFPSQRT Floating Point Pipelined Square Root Unit OVERVIEW DFPSQRT uses pipelined mathematics Abstract: .. APEX20K -1 970 50 MHz. APEX20KE -1 970 53 MHz. APEX20KC -7 970 62 MHz. APEX-II -7 970 83 MHz. MERCURY -5 975 99 MHz. STRATIX -5 725 96 MHz. CYCLONE -6 725 94 MHz. STRATIX-II -3 890 131 MHz. CYCLONE-II -6 730 99 MHz .. datasheet abstract.. |
106.8 Kb |
3 Pages |
 |
 |
|
 |
First line: DFPMUL Floating Point Pipelined Multiplier Unit OVERVIEW DFPMUL uses pipelined mathematics algorithm Abstract: .. APEX20K -1 1210 50 MHz. APEX20KE -1 1210 50 MHz. APEX20KC -7 1210 51 MHz. APEX-II -7 1210 67 MHz. MERCURY -5 1290 77 MHz. STRATIX -5 440+8M1 93 MHz. CYCLONE -6 1170 72 MHz. STRATIX-II -3 410+8M1 134 MHz. CYCLONE .. datasheet abstract.. |
99.17 Kb |
3 Pages |
 |
 |
|
 |
First line: DFPDIV Floating Point Pipelined Divider Unit OVERVIEW DFPDIV uses pipelined mathematics algorithm Abstract: .. APEX20K -1 2720 40 MHz. APEX20KE -1 2720 40 MHz. APEX20KC -7 2720 42 MHz. APEX-II -7 2720 50 MHz. MERCURY -5 2780 65 MHz. STRATIX -5 2270 88 MHz. CYCLONE -6 2270 86 MHz. STRATIX-II -3 2040 104 MHz. Core performance .. datasheet abstract.. |
98.69 Kb |
3 Pages |
 |
 |
|
 |
First line: DFPADD Floating Point Pipelined Adder Unit OVERVIEW DFPADD uses pipelined mathematics algorithm Abstract: .. APEX20K -1 955 55 MHz. APEX20KE -1 955 52 MHz. APEX20KC -7 955 68 MHz. APEX-II -7 955 88 MHz. MERCURY -5 975 117 MHz. STRATIX -5 845 107 MHz. CYCLONE -6 845 104 MHz. STRATIX-II -3 690 153 MHz. CYCLONE-II -6 845 105 .. datasheet abstract.. |
98.86 Kb |
3 Pages |
 |
 |
|
 |
First line: DFP2INT Floating Point Integer Pipelined Converter OVERVIEW DFP2INT pipelined floating point integer Abstract: .. APEX20K -1 295 69 MHz. APEX20KE -1 295 67 MHz. APEX20KC -7 295 88 MHz. APEX-II -7 295 114 MHz. MERCURY -5 270 208 MHz. STRATIX -5 245 184 MHz. CYCLONE -6 245 165 MHz. STRATIX-II -3 185 214 MHz. CYCLONE-II -6 265 .. datasheet abstract.. |
98.81 Kb |
3 Pages |
 |
 |
|
 |
First line: TurboConcept PLOUZANE FRANCE phone www.turboconcept.com TC3000 Turbo Product Code decoders Introducing turbo Abstract: .. swap LE ESB APEX20K. device. Fmax MHz. Typical Bitrate @ 64,57 2, 5 iterations. TC3011 64 64 4 NO .. datasheet abstract.. |
41.43 Kb |
2 Pages |
 |
 |
|
 |
First line: DI2CSB Interface Slave Base version OVERVIEW two-wire bi-directional serial that provides simple Abstract: .. APEX20K -1 95 94 MHz. ACEX1K -1 95 99 MHz. FLEX10KE -1 95 95 MHz. MAX 7000AE -4 50 107 MHz. MAX 3000A -4 50 107 MHz. MAX II -3 75 154 MHz. Core performance in ALTERA® devices. The main features of each Digital Core .. datasheet abstract.. |
105.74 Kb |
4 Pages |
 |
 |
|
 |
First line: DI2CS Interface Slave OVERVIEW two-wire bi-directional serial that provides simple efficient method Abstract: .. APEX20K -1 170 90 MHz. ACEX1K -1 170 107 MHz. FLEX10KE -1 170 107 MHz. MAX 7000AE -5 83 96 MHz. MAX 3000A -5 83 104 MHz. Control Register – Contains five control bits used for performing all types of I2C Bus .. datasheet abstract.. |
109.27 Kb |
4 Pages |
 |
 |
|
 |
First line: D8259 Programmable Interrupt Controller OVERVIEW D8259 soft Core Programmable Interrupt Controller. fully Abstract: .. APEX20K -1V 407 72 MHz. ACEX1K -1 413 78 MHz. FLEX10KE -1 413 76 MHz. Core performance in ALTERA® devices. All trademarks mentioned in this document are trademarks of their respective owners. Copyright .. datasheet abstract.. |
105.42 Kb |
4 Pages |
 |
 |
|
 |
First line: DSPIS Serial Peripheral Interface Slave OVERVIEW DSPIS fully configurable slave device designated Abstract: .. APEX20K -1 82 140 MHz. ACEX1K -1 87 196 MHz. FLEX10KE -1 87 204 MHz. MAX2 -3 79 257 MHz. MAX3K -5 57 114 MHz. MAX7K -5 57 114 MHz. Core performance in ALTERA® devices. T r a n s f e r F o r m a t s. Software can select any .. datasheet abstract.. |
113.63 Kb |
5 Pages |
 |
 |
|
 |
First line: DMAC Media Access Controller OVERVIEW DMAC hardware implementation media access control protocol Abstract: .. APEX20K -1 1622 + 4 kB RAM 86 / 87 / 88. Core performance in ALTERA® devices. All trademarks mentioned in this document are trademarks of their respective owners. Copyright 1999-2007 DCD – Digital .. datasheet abstract.. |
106.89 Kb |
4 Pages |
 |
 |
|
 |
First line: DI2CMS Interface Master / Slave OVERVIEW two-wire bi-directional serial that provides simple efficient method Abstract: .. APEX20K -1 394 90 MHz. ACEX1K -1 411 107 MHz. FLEX10KE -1 411 107 MHz. MAX 2 -3 291 187 MHz. MAX 7000AE -5 198 67 MHz. MAX 3000A -7 198 49 MHz. Core performance in ALTERA® devices. DI2CMS implementation in I2C .. datasheet abstract.. |
116.97 Kb |
6 Pages |
 |
 |
|
 |
First line: DI2CM Interface Master OVERVIEW two-wire bi-directional serial that provides simple efficient method Abstract: .. APEX20K -1 268 122 MHz. ACEX1K -1 287 135 MHz. FLEX10KE -1 287 140 MHz. MAX 2 -3 241 187 MHz. MAX 7000AE -5 137 67 MHz. MAX 3000A -7 137 49 MHz. Core performance in ALTERA® devices. The main features of each Digital .. datasheet abstract.. |
114.55 Kb |
5 Pages |
 |
 |
|
 |
First line: D68000 16 / 32-bit Microprocessor OVERVIEW D68000 soft core binary-compatible with industry standard 32-bit Abstract: .. APEX20K -1 6332 30 MHz. APEX20KE -1 6332 32 MHz. APEX20KC -7 6332 37 MHz. APEX-II -7 6657 40 MHz. MERCURY -5 7086 45 MHz. STRATIX -5 6862 49 MHz. CYCLONE -6 6604 44 MHz. Core performance in ALTERA® devices. C O .. datasheet abstract.. |
107.75 Kb |
4 Pages |
 |
 |
|
 |
First line: FPGA / CPLD CONVERSION SERVICE WITH RISK COST REDUCTION MADE EASY todays market cost Abstract: .. FLEX6000 CYCLONE APEX20K MAX9000 MAX3000/A. ACEX 1K APEXII APEX20KC. Xilinx XC4000E/EX/XL/XV/XLA XC9500 XC9500XV/XL. XC3000 XC7000. Spartan® & Spartan XL CoolRunner® XPLA2/XPLA3. XC5200 CoolRunnerII .. datasheet abstract.. |
1192.97 Kb |
8 Pages 
|
 |
 |
|
 |
First line: DI2CM Interface Master OVERVIEW two-wire bi-directional serial that provides simple efficient method Abstract: .. APEX20K -1 290 120 MHz. ACEX1K -1 290 130 MHz. FLEX10KE -1 290 140 MHz. MAX 7000AE -5 149 64 MHz. MAX 3000A -7 149 47 MHz. Core performance in ALTERA® devices. All trademarks mentioned in this document http .. datasheet abstract.. |
142.79 Kb |
6 Pages |
 |
 |
|
 |
First line: APEX Devices High-Density Embedded Programmable Logic Devices System-Level Integration August APEX Revolutionary Abstract: .. M-GB-APEX20K-02. 324-Pin FineLine BGA. 484-Pin FineLine BGA. Designed for 484-Pin BGA Package Printed Circuit Board. 324-Pin FineLine BGA Package Reduced I/O Count or Logic Requirements 484 .. datasheet abstract.. |
184.6 Kb |
4 Pages |
 |
 |
|
 |
First line: DSPIFIFO Serial Peripheral Interface Master / Slave with FIFO OVERVIEW DSPIFIFO fully configurable master / slave Abstract: .. APEX20K -1 369 94 MHz. ACEX1K -1 369 103 MHz. FLEX10KE -1 369 103 MHz. Core performance in ALTERA® devices. T r a n s f e r F o r m a t s. Software can select any of four combinations of serial clock SCK phase and .. datasheet abstract.. |
91.93 Kb |
6 Pages |
 |
 |
|
 |
First line: DSPI Serial Peripheral Interface Master / Slave OVERVIEW DSPI fully configurable master / slave device which Abstract: .. APEX20K -1 196 135 MHz. ACEX1K -1 205 156 MHz. FLEX10KE -1 205 156 MHz. MAX2 -3 181 209 MHz. MAX3K -5 119 96 MHz. MAX7K -5 119 96 MHz. Core performance in ALTERA® devices. All trademarks mentioned in this document .. datasheet abstract.. |
90.2 Kb |
6 Pages |
 |
 |
|
 |
First line: D16450 Configurable UART OVERVIEW D16450 soft Core Universal Asynchronous Receiver / Transmitter UART functionally Abstract: .. APEX20K -1 340 83 MHz. ACEX1K -1 363 99 MHz. FLEX10KE -1 363 98 MHz. Core performance in ALTERA® devices. D 1 6 X 5 0 U A R T S F A M I L Y O V E R V I E W. The family of DCD D16X50 UART IP Cores combine a high–performance .. datasheet abstract.. |
129.84 Kb |
6 Pages |
 |
 |
|
 |
First line: CS3710 Modulator Virtual Components Converging World CS3710 modulator core provides complete baseband Abstract: .. summarised in the following table which uses implementation on Altera APEX20K CPLD for illustration purposes. CLK. /RESET. TXSYNC. 0 1 2 TXDATA 223 0 1 2 223 0. TX_Valid. TXI _OUT. 224 cycles in TXUSRCLK .. datasheet abstract.. |
227.92 Kb |
8 Pages |
 |
 |
|
 |
First line: APEX Devices High-Density Embedded Programmable Logic Devices System-Level Integration 20KC APEXaturing Coppe Abstract: .. M-GB-APEX20K-04. Altera Corporation 101 Innovation Drive San Jose, CA 95134 Tel: 408 544-7000 http://www.altera.com. Altera U.K., Ltd.. Holmers Farm Way High Wycombe, Buckinghamshire .. datasheet abstract.. |
559.06 Kb |
8 Pages |
 |
 |
|
 |
First line: FPGA / CPLD CONVERSION SERVICE WITH RISK COST REDUCTION MADE EASY todays market cost Abstract: .. FLEX6000 APEX20K MAX9000 MAX3000/A. ACEX 1K. Xilinx XC4000E/EX/XL/XV/XLA XC9500 XC9500XV/XL. XC3000 XC7000. Spartan® & Spartan XL CoolRunner® XPLA2/XPLA3. XC5200 CoolRunnerII. Virtex & VirtexE .. datasheet abstract.. |
977.71 Kb |
8 Pages 
|
 |
 |
|
 |
First line: DRPIC1655X High Performance Configurable 8-bit RISC Microcontroller OVERVIEW DRPIC1655X low-cost high performance Abstract: .. APEX20K -1 1131 41 MHz. ACEX1K -1 1150 64 MHz. FLEX10KE -1 1150 59 MHz. Core performance in ALTERA® devices. Area utilized by the each unit of DRPIC1655X core in vendor specific technologies is summarized .. datasheet abstract.. |
139.88 Kb |
8 Pages |
 |
 |
|
 |
First line: DRPIC166X High Performance Configurable 8-bit RISC Microcontroller OVERVIEW DRPIC166X low-cost high performance Abstract: .. APEX20K -1 1695 50 MHz. ACEX1K -1 1695 52 MHz. FLEX10KE -1 1695 54 MHz. Core performance in ALTERA® devices. Area utilized by the each unit of DRPIC166X core in vendor specific technologies is summarized .. datasheet abstract.. |
142.42 Kb |
8 Pages |
 |
 |
|
 |
First line: DP8051CPU Pipelined High Performance 8-bit Microcontroller OVERVIEW DP8051CPU ultra high performance speed Abstract: .. APEX20K -1 50 MHz. APEX20KE -1 68 MHz. APEX20KC -7 79 MHz. APEX-II -7 74 MHz. MERCURY -5 101 MHz. CYCLONE .. datasheet abstract.. |
169.93 Kb |
10 Pages |
 |
 |
|
 |
First line: DFPIC1655X High Performance Configurable 8-bit RISC Microcontroller OVERVIEW DFPIC1655X low-cost high performance Abstract: .. APEX20K -1 739 50 MHz. ACEX1K -1 804 39 MHz. FLEX10KE -1 804 38 MHz. Core performance in ALTERA® devices. I M P R O V E M E N T Most instruction of DFPIC1655X is exe-cuted within 2 CLK cycles. Except the condi .. datasheet abstract.. |
133.92 Kb |
7 Pages |
 |
 |
|
 |
First line: DFPIC165X High Performance 8-bit RISC Microcontroller OVERVIEW DFPIC165X low-cost high performance 8-bit Abstract: .. APEX20K -1 635 45 MHz. ACEX1K -1 648 50 MHz. FLEX10KE -1 648 48 MHz. *CPU – consisted of ALU, Control Unit, Bus Controller, Hardware Stack, 256 B RAM, 4k of Program memory. Core performance in ALTERA® devices .. datasheet abstract.. |
128.96 Kb |
6 Pages |
 |
 |
|
 |
First line: D16750 Configurable UART with FIFO OVERVIEW D16750 soft Core Universal Asynchronous Receiver / Transmitter Abstract: .. APEX20K -1 5111 87 MHz. ACEX1K -1 5431 93 MHz. FLEX10KE -1 5431 94 MHz. 1 - FIFOs implemented in EAB’s – 1216 Bits Core performance in ALTERA® devices. All trademarks mentioned in this document are trademarks .. datasheet abstract.. |
135.41 Kb |
7 Pages |
 |
 |
|
 |
First line: D16550 Configurable UART with FIFO OVERVIEW D16550 soft Core Universal Asynchronous Receiver / Transmitter Abstract: .. APEX20K -1V 4791 94 MHz. ACEX1K -1 5001 104 MHz. FLEX10KE -1 5001 102 MHz. 1 - FIFOs implemented in EAB’s – 304 Bits Core performance in ALTERA® devices. All trademarks mentioned in this document are trademarks .. datasheet abstract.. |
134.85 Kb |
7 Pages |
 |
 |
|
 |
First line: Scripting with Quartus Software Application Note November ver. Introduction Developing running tool Abstract: .. where: <family name> = APEX20K, APEX20KE <device name> = any valid device in the specified family. Add Pinout. To add a pin assignment, use the following Tcl command. cmp add_assignment <chip_name .. datasheet abstract.. |
207.68 Kb |
16 Pages 
|
 |
 |
|
 |
First line: Mentor Graphics ModelSim Support QII53001-7.1.0 Introduction Altera software subscription includes license ModelSim-Altera Abstract: .. apex20k Precompiled library for APEX 20K device designs. 2–28 Altera Corporation. Preliminary May 2007. Quartus II Handbook, Volume 3. Table 2–9 shows the location of the timing simulation libraries .. datasheet abstract.. |
826.28 Kb |
54 Pages |
 |
 |
|
 |
First line: D16550 Configurable UART with FIFO OVERVIEW D16550 soft Core Universal Asynchronous Receiver / Transmitter Abstract: .. APEX20K -1 5071 103 MHz. ACEX1K -1 5091 88 MHz. FLEX10KE -1 5091 81 MHz. 1 - FIFOs implemented in EAB’s – 304 Bits Core performance in ALTERA® devices. D 1 6 X 5 0 U A R T S F A M I L Y O V E R V I E W. The family of DCD D16X50 .. datasheet abstract.. |
96.65 Kb |
6 Pages |
 |
 |
|
 |
First line: DP80390CPU Pipelined High Performance 8-bit Microcontroller OVERVIEW DP80390CPU ultra high performance speed Abstract: .. APEX20K -1 50 MHz. APEX20KE -1 63 MHz. APEX20KC -7 76 MHz. APEX-II -7 74 MHz. MERCURY -5 101 MHz. CYCLONE .. datasheet abstract.. |
169.49 Kb |
10 Pages |
 |
 |
|
 |
First line: DP80390 Pipelined High Performance 8-bit Microcontroller OVERVIEW DP80390 ultra high performance speed Abstract: .. APEX20K -1 50 MHz. APEX20KE -1 66 MHz. APEX20KC -7 78 MHz. APEX-II -7 76 MHz. MERCURY -5 100 MHz. CYCLONE .. datasheet abstract.. |
174.73 Kb |
10 Pages |
 |
 |
|
 |
First line: DP8051 Pipelined High Performance 8-bit Microcontroller OVERVIEW DP8051 ultra high performance speed Abstract: .. APEX20K -1 50 MHz. APEX20KE -1 66 MHz. APEX20KC -7 78 MHz. APEX-II -7 76 MHz. MERCURY -5 100 MHz. CYCLONE .. datasheet abstract.. |
169.51 Kb |
10 Pages |
 |
 |
|
 |
First line: DP80C51 Pipelined High Performance 8-bit Microcontroller OVERVIEW DP80C51 ultra high performance speed Abstract: .. APEX20K -1 50 MHz. APEX20KE -1 66 MHz. APEX20KC -7 78 MHz. APEX-II -7 76 MHz. MERCURY -5 100 MHz. CYCLONE .. datasheet abstract.. |
167.63 Kb |
10 Pages 
|
 |
 |
|
 |
First line: Point FFT / IFFT Virtual Components Converging World CS2420 CS2420 online programmable 8192-point FFT / IFFT Abstract: .. 180nm ASIC process CS2420TK , the Xilinx Virtex device CS2420XV and the Altera Apex20K device CS2420AA . All the three have the same functional behaviour and timing. Their performance .. datasheet abstract.. |
179.61 Kb |
12 Pages |
 |
 |
|
 |
First line: 8-1024 Point FFT / IFFT Virtual Components Converging World CS2410 CS2410 online programmable 1024-point Abstract: .. 0.18μm ASIC process CS2410TK , the Xilinx Virtex device CS2410XV and the Altera Apex20K device CS2410AA . All the three have the same functional behaviour and timing. Their performance .. datasheet abstract.. |
348.17 Kb |
12 Pages |
 |
 |
|
 |
First line: APEX January APEX APEX MultiCore APEX System-on-a-Programmable-Chip TMSOPC 000PLL Phase-Locked Loop MegaLAB Abstract: .. ?M‐GB‐APEX20K‐01/J Quartus ダウンロードケーブル 図3 SignalTapロジック解析ツール 〒163‐0436?東京都新宿区西新宿2‐1‐1 新宿三井ビル私書箱261 .. datasheet abstract.. |
123.41 Kb |
4 Pages |
 |
 |
|
 |
First line: Quartus Programmable Logic Development System Tutorial Altera Corporation Innovation Drive Jose 544-7000 Abstract: .. 2. In the Family list, select APEX20K. 3. Under Target device, select Specific device selected in “Available devices” list. 4. Under Show in “Available devices” list, select the following options .. datasheet abstract.. |
903.31 Kb |
120 Pages |
 |
 |
|
 |
First line: DP80390XP Pipelined High Performance 8-bit Microcontroller OVERVIEW DP80390XP ultra high performance speed Abstract: .. APEX20K -1 45 MHz. APEX20KE -1 55 MHz. APEX20KC -7 66 MHz. APEX-II -7 72 MHz. MERCURY -5 95 MHz. CYCLONE - .. datasheet abstract.. |
196.34 Kb |
13 Pages |
 |
 |
|
 |
First line: DP8051XP Pipelined High Performance 8-bit Microcontroller OVERVIEW DP8051XP ultra high performance speed Abstract: .. APEX20K -1 45 MHz. APEX20KE -1 55 MHz. APEX20KC -7 66 MHz. APEX-II -7 72 MHz. MERCURY -5 95 MHz. CYCLONE - .. datasheet abstract.. |
194.43 Kb |
12 Pages |
 |
 |
|
 |
First line: White Paper Using APEX APEX 20KE PLLs Quartus Software Introduction APEX devices Abstract: .. The altclklock behavioral model can be used to simulate both the APEX20K PLL and the APEX20KE PLL by generating a clock signal based upon a reference clock. The APEX 20K and APEX 20KE behavioral .. datasheet abstract.. |
507.6 Kb |
20 Pages |
 |
 |
|
 |
First line: White Paper Using APEX APEX 20KE PLLs Quartus Software Introduction APEX devices Abstract: .. The altclklock behavioral model can be used to simulate both the APEX20K PLL and the APEX20KE PLL by generating a clock signal based upon a reference clock. The APEX 20K and APEX 20KE behavioral .. datasheet abstract.. |
585.13 Kb |
20 Pages |
 |
 |
|
 |
First line: News Views Third Quarter August Newsletter Altera Customers High Performance Programmable Solutions Abstract: .. -06 ■ APEX 20K Programmable Logic Device Family Data Sheet A-DS-APEX20K-02.01 ■ FIR Compiler MegaCore Function User. Guide A-UG-FIRCOMPILER-01 ■ Quartus Installation & Licensing for .. datasheet abstract.. |
604.96 Kb |
31 Pages 

|
 |
 |
|
| |
Datasheets per page: 50 | 250 | 500 |