500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
DC1513B-AD Linear Technology BOARD EVAL LTM9004-AD visit Linear Technology - Now Part of Analog Devices
LTC1742CFW#TR Linear Technology IC ADC SMPL 14BIT 65MSPS 48TSSOP visit Linear Technology - Now Part of Analog Devices
LTC1746IFW#TR Linear Technology IC ADC SMPL 14BIT 25MSPS 48TSSOP visit Linear Technology - Now Part of Analog Devices
LTC2632-LMI12#TRMPBF Linear Technology IC 12-BIT DAC, PDSO8, PLASTIC, LEAD FREE, MO-193, TSOT-8, Digital to Analog Converter visit Linear Technology - Now Part of Analog Devices
LTC2632A-LZ12#TRMPBF Linear Technology IC 12-BIT DAC, PDSO8, PLASTIC, LEAD FREE, MO-193, TSOT-8, Digital to Analog Converter visit Linear Technology - Now Part of Analog Devices
LTC2632-LZ12#TRMPBF Linear Technology IC 12-BIT DAC, PDSO8, PLASTIC, LEAD FREE, MO-193, TSOT-8, Digital to Analog Converter visit Linear Technology - Now Part of Analog Devices

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : ANALOG DISCOVERY 2 Supplier : Digilent Manufacturer : TME Electronic Components Stock : 13 Best Price : $307.73 Price Each : $307.73
Shipping cost not included. Currency conversions are estimated. 

ANALOG DISCOVERY 2

Catalog Datasheet MFG & Type PDF Document Tags

LDA312G4413H-280

Abstract: LDA312G4413H . Document Number 430145-01B 256-852-7888 500 Discovery Drive, Huntsville, AL 35806 Page 2 of , , SNAP, and Portal are all registered trademarks of Synapse Wireless, Inc. 500 Discovery Drive Huntsville , Discovery Drive, Huntsville, AL 35806 Page 3 of 18 www.synapse-wireless.com 1.0 RF , 2 Mbps Data Rate 2.4 GHz RF Frequency Receive sensitivity -100dBm at 250kbps Transmit Power 3 dBm , Discovery Drive, Huntsville, AL 35806 Page 4 of 18 www.synapse-wireless.com Figure 1.0
SYNAPSE
Original
SM200 SM200P81 LDA312G4413H-280 LDA312G4413H LDA31 RF200P81 U9O-SM200

"power sourcing equipment"

Abstract: voltage Discovery 1 voltage loop control Discovery 2 voltage loop control Discovery current limit , discovery resistance high end rejection Discovery1,2 A/D conversion scale factor Discovery1,2 A/D conversion , to V48, V10 and V6.3. Analog ground 2. This is the analog ground which ties to the substrate and ESD , is a back-off time (approximately 2 seconds) before initiating another discovery cycle. This pin has , discovery process. The waveform in Figure 2 shows typical N-pin waveforms for the discovery of a valid PD
Texas Instruments
Original
TPS2384 SLUS634A TPS2384PAP TPS2384PAPR MSP430

LDA312G4413H-280

Abstract: 500 Discovery Drive, Huntsville, AL 35806 ♠256-852-7888 ♠♠Page 2 of 21 , Synapse Wireless, Inc. 500 Discovery Drive Huntsville, Alabama 35806 877-982-7888 Doc # 430145-01C , 430145-01C 500 Discovery Drive, Huntsville, AL 35806 ♠256-852-7888 ♠♠Page 3 of 21 , environments Up to 2 Mbps radio data rate 2.4 GHz RF Frequency Receive sensitivity -100dBm at 250kbps , Wireless, Inc. ♠♠Document Number 430145-01C 500 Discovery Drive, Huntsville, AL 35806 â
SYNAPSE
Original
SM200PU1 RF200PU1

LDA312G4413H-280

Abstract: Discovery Drive, Huntsville, AL 35806 ♠256-852-7888 ♠♠Page 2 of 21 synapse-wireless.com , , Inc. 500 Discovery Drive Huntsville, Alabama 35806 877-982-7888 Doc # 430145-01C Model SM200 , 430145-01C 500 Discovery Drive, Huntsville, AL 35806 ♠256-852-7888 ♠♠Page 3 of 21 , Up to 2 Mbps radio data rate 2.4 GHz RF Frequency Receive sensitivity -100dBm at 250kbps Transmit , Wireless, Inc. ♠♠Document Number 430145-01C 500 Discovery Drive, Huntsville, AL 35806 â
SYNAPSE
Original

MSP430

Abstract: TPS2383APM two de-coupling capacitors tied to V48 and V10 AG2 51 I Analog ground 2. Analog ground , PSE PORT 4 PSE PORT 3 PSE PORT 2 PSE PORT 1 V48 ANALOG SUPPLY V10 WRITE REGISTER POR , fault disable Port D6 Discovery hold D5 Class Limit 2 STATE PRESET STATE 0 = , D D D D D 802.3af Standard Two-Point 25-k Resistor Discovery Capacitive Detection for , Discovery and/or Classification Bypass Modes Selectable Via Register Opto-Coupler Compatible SDA and SCL
Texas Instruments
Original
TPS2383A TPS2383APM TPS2383APMR TPS2383B TPS2383BPM 568A wiring diagram CR injector driver TPS2383A/B SLUS565F RJ-45

Cross Reference optocouplers

Abstract: "power sourcing equipment" low side of two de-coupling capacitors tied to V48 and V10 Analog ground 2. Analog ground, which ties , 2 7 10 15 34 39 42 47 3 6 11 14 35 38 43 46 4 5 12 13 36 37 44 45 PORT ANALOG SIGNALS I I I I I I I , Discovery hold Class Limit 2 RANK Port STATE 0 = Normal mode 1 = Disable the port overload timer PRESET , -k Resistor Discovery Capacitive Detection for Non-Compliant Legacy Loads Power Classification Controlled di , -Bit Serial Address Selectability Discovery and/or Classification Bypass · · · · · Modes Selectable Via
Texas Instruments
Original
Cross Reference optocouplers XFORMER SLUS565G

mps430

Abstract: MSP430 Discovery 2 voltage loop control 70 µA < IPORT I < 3 mA Discovery current limit P = N = 48 V 2.8 , discovery resistance high end rejection 33 6.10 6.75 count/ µA 18 22 ms Discovery1,2 , to V48, V10 and V6.3. AG2 61 GND Analog ground 2. This is the analog ground which ties to , in Figure 2 shows typical N-pin waveforms for the discovery of a valid PD and the failure to discovery due to a discovery resistor of 15 k and 33 k. Dis 1 Dis 1 Dis 2 Dis 2 Dis 1 Dis 1 Dis
Texas Instruments
Original
mps430 SLMA002 dual poe pse injector SLUS634B

"power sourcing equipment"

Abstract: capacitors tied to V48 and V10 Analog ground 2. Analog ground, which ties to the substrate and ESD of the , PORT ANALOG SIGNALS 1P 2P 3P 4P 5P 6P 7P 8P 1N 2N 3N 4N 5N 6N 7N 8N 1 8 9 16 33 40 41 48 2 7 10 15 34 , bit 3 A2D bit 2 A2D bit 1 A2D bit 0 A/D lower bits STATE PRESET STATE Table 13. Common Analog to , -k Resistor Discovery Capacitive Detection for Non-Compliant Legacy Loads Power Classification Controlled di , I2C Serial Interface 5-Bit Serial Address Selectability Discovery and/or Classification Bypass Modes
Texas Instruments
Original
UDG-03061

568A wiring diagram

Abstract: MSP430 side of two de-coupling capacitors tied to V48 and V10 AG2 51 I Analog ground 2. Analog , 8 PSE PORT 7 PSE PORT 6 PSE PORT 5 PSE PORT 4 PSE PORT 3 PSE PORT 2 PSE PORT 1 V48 ANALOG , D D D D D 802.3af Standard Two-Point 25-k Resistor Discovery Capacitive Detection for , Discovery and/or Classification Bypass Modes Selectable Via Register Opto-Coupler Compatible SDA and SCL , SWITCH/HUB CT Choke POWERED DTR RJ-45 w/grn 1 TX 2 CT Choke 3 RX 6 4 RJ-45 w/grn
Texas Instruments
Original
TPS2383 TPS2383PM TPS2383PMR rj45w octal optocoupler SLUS559B

MSP430

Abstract: TPS2383 two de-coupling capacitors tied to V48 and V10 AG2 51 I Analog ground 2. Analog ground , PORT 2 PSE PORT 1 V48 ANALOG SUPPLY V10 WRITE REGISTER POR PORB PORT INTERFACE , D D D D D 802.3af Standard Two-Point 25-k Resistor Discovery Capacitive Detection for , Discovery and/or Classification Bypass Modes Selectable Via Register Opto-Coupler Compatible SDA and SCL , SWITCH/HUB CT Choke POWERED DTR RJ-45 w/grn 1 TX 2 CT Choke 3 RX 6 4 RJ-45 w/grn
Texas Instruments
Original
SLUS559A

mps430

Abstract: TPS2384A voltage Discovery 1 voltage loop control Discovery 2 voltage loop control Discovery current limit , discovery resistance high end rejection Discovery1,2 A/D conversion scale factor Discovery1,2 A/D conversion , .3. Analog ground 2. This is the analog ground which ties to the substrate and ESD structures of the device , time (approximately 2 seconds) before initiating another discovery cycle. This pin has an internal 50 , . The waveform in Figure 2 shows typical N-pin waveforms for the discovery of a valid PD and the failure
Texas Instruments
Original
TPS2384A

595-a wiring diagram

Abstract: XFORMER low side of two de-coupling capacitors tied to V48 and V10 Analog ground 2. Analog ground, which ties , 2 7 10 15 34 39 42 47 3 6 11 14 35 38 43 46 4 5 12 13 36 37 44 45 PORT ANALOG SIGNALS I I I I I I I , Discovery hold Class Limit 2 RANK Port STATE 0 = Normal mode 1 = Disable the port overload timer PRESET , -k Resistor Discovery Capacitive Detection for Non-Compliant Legacy Loads Power Classification Controlled di , -Bit Serial Address Selectability Discovery and/or Classification Bypass · · · · · Modes Selectable Via
Texas Instruments
Original
595-a wiring diagram 595-AB

20 KV capacitor bank wiring

Abstract: "power sourcing equipment" voltage Discovery 1 voltage loop control Discovery 2 voltage loop control Discovery current limit , discovery resistance high end rejection Discovery1,2 A/D conversion scale factor Discovery1,2 A/D conversion , to V48, V10 and V6.3. Analog ground 2. This is the analog ground which ties to the substrate and ESD , is a back-off time (approximately 2 seconds) before initiating another discovery cycle. This pin has , discovery process. The waveform in Figure 2 shows typical N-pin waveforms for the discovery of a valid PD
Texas Instruments
Original
20 KV capacitor bank wiring

mps430

Abstract: Capacitor Bank k 22 Discovery 1 voltage loop control 70 µA < IPORT < 3 mA Discovery 2 voltage loop , Analog ground 2. This is the analog ground which ties to the substrate and ESD structures of the device , discovery process. The waveform in Figure 2 shows typical N-pin waveforms for the discovery of a valid PD and the failure to discovery due to a discovery resistor of 15 k and 33 k. Dis 1 Dis 1 Port 2 Voltage Unsuccessful discovery Rdiscovery = 15 k Dis 2 Dis 2 Dis 1 Port 3 Voltage Unsuccessful
Texas Instruments
Original
Capacitor Bank
Abstract: Discovery Drive Huntsville, Alabama 35806 877-982-7888 Doc # 430133-01C Model RF200 Data Sheet ©2012 Synapse Wireless, Inc. ♠♠Document Number 430133-01C 500 Discovery Drive, Huntsville, AL 35806 ♠256-852-7888 ♠♠Page 2 of 13 synapse-wireless.com Table of , ™ ♠4 5 6 7 8 8 9 9 9 10 11 12 13 Document Number 430133-01C 500 Discovery , ) technology Socket-able or solder-able Up to 2 Mbps Data Rate 2.4 GHz RF Frequency Spread Spectrum (DSSS SYNAPSE
Original
RF200PD1 RF200PF1 W1027 U9O-RF200
Abstract: voltage Discovery 1 voltage loop control Discovery 2 voltage loop control Discovery current limit , discovery resistance high end rejection Discovery1,2 A/D conversion scale factor Discovery1,2 A/D conversion , .3. Analog ground 2. This is the analog ground which ties to the substrate and ESD structures of the device , time (approximately 2 seconds) before initiating another discovery cycle. This pin has an internal 50 , . The waveform in Figure 2 shows typical N-pin waveforms for the discovery of a valid PD and the failure Texas Instruments
Original
Abstract: low side of two de-coupling capacitors tied to V48 and V10 AG2 51 I Analog ground 2 , 8 PSE PORT 7 PSE PORT 6 PSE PORT 5 PSE PORT 4 PSE PORT 3 PSE PORT 2 PSE PORT 1 V48 ANALOG , D D D D D 802.3af Standard Two-Point 25-kâ"¦ Resistor Discovery Capacitive Detection for , Discovery and/or Classification Bypass Modes Selectable Via Register Opto-Coupler Compatible SDA and SCL , SWITCH/HUB CT Choke POWERED DTR RJâ'45 w/grn 1 TX 2 CT Choke 3 RX 6 4 RJâ'45 w Texas Instruments
Original

"power sourcing equipment"

Abstract: voltage Discovery 1 voltage loop control Discovery 2 voltage loop control Discovery current limit , discovery resistance high end rejection Discovery1,2 A/D conversion scale factor Discovery1,2 A/D conversion , .3. Analog ground 2. This is the analog ground which ties to the substrate and ESD structures of the device , time (approximately 2 seconds) before initiating another discovery cycle. This pin has an internal 50 , . The waveform in Figure 2 shows typical N-pin waveforms for the discovery of a valid PD and the failure
Texas Instruments
Original
Abstract: V48 and V10 AG2 51 I Analog ground 2. Analog ground, which ties to the substrate and ESD , PSE PORT 5 PSE PORT 4 PSE PORT 3 PSE PORT 2 PSE PORT 1 V48 ANALOG SUPPLY V10 WRITE , disable Port D6 Discovery hold D5 Class Limit 2 STATE PRESET STATE 0 = Normal , D D D D D D D D 802.3af Standard Two-Point 25-kâ"¦ Resistor Discovery Capacitive , Address Selectability Discovery and/or Classification Bypass Modes Selectable Via Register Opto-Coupler Texas Instruments
Original
Abstract: voltage Discovery 1 voltage loop control Discovery 2 voltage loop control Discovery current limit , discovery resistance high end rejection Discovery1,2 A/D conversion scale factor Discovery1,2 A/D conversion , .3. Analog ground 2. This is the analog ground which ties to the substrate and ESD structures of the device , time (approximately 2 seconds) before initiating another discovery cycle. This pin has an internal 50 , . The waveform in Figure 2 shows typical N-pin waveforms for the discovery of a valid PD and the failure Texas Instruments
Original
Showing first 20 results.