500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

AES/17-20

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: ) Encryption / Decryption · AES (128, 192, 256) CBC, GCM, CTR, ECB, XTS-256, XTS-512 · 3DES, DES, ARC4 , MB/s 1k RSA, Ops/s LZS eLZS GZIP AES DES, 3DES ARC4 SHA-1, MD5 SHA Exar
Original
SHA-256 NMB-003 SHA-384 RFC 1951 deflate compression pcie card standard CANADA ices-003 LY1010
Abstract: Characteristics THD+N vs. Output Power THD+N vs. Output Power 10 f=1kHz RL=8â"¦ Av=20dB AES-17(20kHz) 1 VDD=3.6V VDD=3.3V THD+N (%) 1 THD+N (%) 10 f=1kHz RL=4â"¦ Av=20dB AES , =1W AES-17(20kHz) 1 THD+N (%) THD+N (%) 1 Av=20dB 0.1 Av=10dB 0.01 Av=20dB 0.1 Av , Noise Voltage vs . Frequency 100Âu V DD=5V V DD=3.6V R L=4â"¦ Input AC GND AES -17 (20kHz , Voltage vs . Frequency 100Âu 1.6 1.2 THD+N vs. Frequency R T VDD=5V RL=4â"¦ Po=1.7W AES ANPEC Electronics
Original
APA2603B 4-20A JESD-22 MIL-STD-883-3015
Abstract: æs 18 illil iiü i* m m ¡1 Ü Ï 1 Ü ¡ ¡ ¡111 100- 11Q- 120110 120 130 180- 190- m m l i l -
OCR Scan
MwT-173 gm 09 134 755 RF MESFET S parameters MwT-171 775--------------------------------CHIP T-170 T-171GG T-173 T-171 T-173SG
Abstract: L SUFFIX 1 CERAMIC PACKAGE GEI CASE 632-08 'X J K I-fiorito»)® |T| B®1 DIM MLUU KTERS HC »ES , CASE 648-08 v y y y y y, y u rc m M- 1 Lk ¡«â jagMIM ® |T| A-S; DIM MLLU ETERS na »ES , PARALLEL MRU) ¡ETERS INC »ES M MN MAX MIN MAX A 9.40 9.90 0370 0390 « 6.23 660 0245 0.260 C 163 , â itâ'"D un !4-|0.î5i0.0HlS i ifs® i |-HO.¡5ÃO-QIS]8 |T|A® ; DM UUK ETERS INC »ES MM MAX MH MAX -
OCR Scan
20-12K MECL10K 1N3064 3055 smd MECL-10K MIL-M-38510/06302 RS-481A MC10100FN MC10100FNR2 MC10H100FN MC10H100FNR2
Abstract: FPGA core fabric. Actel has incorporated the Advanced Encryption Standard (AES) decryption core into , into Fusion can be decrypted prior to being written to the FPGA core using the AES 128-bit block cipher standard. The AES encryption key is stored in on-chip, nonvolatile Flash memory. Fusion devices , on valuable IP. Secure remote in-system programming (ISP) is now possible with AES encryption capability for the programming file during electronic transfer. Figure 1 on page 2 shows a view of the AES Actel
Original
AES chips FIPS192 FIPS-192 AC253
Abstract: Interlock Monitoring Module AES 1102, AES 1112, AES 6112, AES 7112 1 « , 66 Interlock Monitoring Module AES 1102, AES 1112 AC / DC-Version · 1 Enabling path Dimensions , ferrules) Terminals IP 20; Housing IP 40 as per IEC 529/EN 60529/DIN VDE 0470-1 AES 1102, AES 1112 -
OCR Scan
VDE 0660-209 transformer vde 0551 vde 0660-209 en 1088 en 954-1 ip 67 0660-209 SHOCK SENSOR 1112 vde 0660-209 en 1088 89/392/EWG
Abstract: Safety sensors AES 1135 Technical data Standards: · Control Category 3 to EN 954-1 · , preparation Ordering details AES 113 - No. Replace Description 5 6 2185 Without , output: AES 1135/36 Y1 Y2 AES 1135/36-2185 Y1 Y2 Function / Switching condition: Authorized , , enabling paths closed Status NO contact input Safety sensors · AES to monitor a guard door to , Note AES 1135/1136 K2 A2 Y1 Y2 X1 14 K3 K4 3 M Note The wiring diagram -
Original
AES 1185 transistor c 2335 AES1135 GROUND Fault MONITORING CIRCUIT AES1185 aes 1235 BG-GS-ET-14 BG-GS-ET-20
Abstract: Machinery Directive. Bezeichnung des Sicherheitsbauteils: Name of the safety component: AES 1135 / AES 1136 / AES 1145 / AES 1146 / AES 1165 / AES 1166 / AES 1185 c)/ AES 1185.3 b)/ AES 1235 a)/ AES 1236 a)/ AES 2135 / AES 2136 / AES 2165 / AES 2166 / AES 2335 b)/ AES 2336 b)/ AES 3335 / AES 3336 / AES 3365 / AES 3366 / AES 3535 / AES 3536 / AES 3565 / AES 3566 / Beschreibung des Sicherheitsbauteils SCHMERSAL
Original
Schmersal aes 1235 Schmersal 42279 wuppertal Schmersal Schmersal aes 2165 Schmersal aes 3335 aes 3335 98/37/EG 98/37/EC 73/23/EWG 89/336/EWG D-42279
Abstract: -J^ Vkteo-CD/CD-G [ 3 > â ES BOSD GDO GD1 GD2 GD3 GD4 GD5 GD6 GND GD7 GDO 8D1 BD2 -
OCR Scan
BU1418K 636MH 0022D 00220L
Abstract: capteur de sécurité (BNS 303), l'actionneur (BPS 300) et le module de sécurité (AES) est utilisé. Capteur de sécurité BNS 303-11z/ST: en liaison avec AES 11./AES 21./AES 33./ AES 35. et SRB 301AN / 207AN BNS 303-12z/ST: en liaison avec AES 6112/7112 ou AES 1102/1112 en liaison avec AES 1122 BNS , safety sensor BNS 303-11z/ST: in conjunction with AES 11./AES 21./ AES 33./AES 35. and SRB 301AN / 207AN BNS 303-12z/ST: in conjunction with AES 6112/7112 or AES 1102/1112 BNS 303-03z: in SCHMERSAL
Original
303-11zG BK 1088 303-12z aes1102 303-11Z IEC 60947-5-3 303SS
Abstract: Helion Technology OVERVIEW DATASHEET ­ High Performance AES (Rijndael) cores for Actel FPGA Features · Implements AES (Rijndael) to plaintext in ciphertext out 128-bits 128-bits · · key in 128/192/256-bits · · key-size select Helion AES Encryption Core encrypt status , all AES key sizes (128, 192 and 256-bits) Three versions available; user can choose best balance of , gatecount implementations All AES operating modes easily implemented (eg. ECB, CBC, OFB, CFB, CTR, CCM Helion Technology
Original
actel A3P250 key expansion for aes algorithm
Abstract: SURGE SUPPRESSOR DIODES FP1000 b 9 - 275V BREAKDOWN VOLTAGES FpiOOOA eic 00206 d "â"¢es- 1 .2/50jjs -
OCR Scan
FP1000A fp1016 keytek* 424 generator fp1016a FP1030A FP103 DO-15 PAGE10 3800/61/L 5M/185/R
Abstract: Advanced Encryption Standard (AES) Speed Optimized Soft IP Core Data Sheet · · · · · · QuickMIPS Embedded Standard Products (ESP) Family Features · 128-bit AES encryption/decryption core. · Dataflow through core is uni-directional (simplex). · AES core clock is separate and decoupled from the CPU/AMBA , AES clock cycles. · Hardware core is capable of greater than 400 Mbps throughput when the AES core is clocked at 100 MHz. · AMBA AHB DMA master core included in design can feed and drain the AES QuickLogic
Original
AMBA AHB DMA hardware AES controller AES with DMA Eclipse II Family 0004h 9400H
Abstract: '¢ Data Conversion Between S/PDIF and AES/EBU Electrical Conversion Between Digital Audio Formats Input: AES/EBU, Coaxial or Optical S/PDIF, AES-3ID Output: AES/EBU, Coaxial or Optical S/PDIF, AES , Transformer Isolated AES/EBU Input and Output Digital Signal Reclocking Sample Rate Indicators Digital , between consumer and professional formats. The input and output support AES/EBU, S/PDIF and AES , , S/PDIF coaxial, AES-3ID or AES/EBU. The input is decoded, reclocked and transmitted to the output Radio Design Labs
Original
Abstract: AES Encryption and CAST's AES IP Cores Meredith Lucky, VP Sales, CAST, Inc. December, 2008 , Institute of Standards and Technology (NIST) issued a request for a new Advanced Encryption Standard (AES , block cipher algorithm was chosen as the new AES. NIST mandated AES for civilian agency use in November 2001 as Federal Information Processing Standard Publication 197 (FIPS 197). In 2003 AES was approved for use with classified information by the US National Security Agency (NSA). Today AES is the -
Original
add round key for aes algorithm 128-BITS AES 256 encryption 32 bit galois field coding SMART ASIC 197
Abstract: 10. Safety monitoring modules 10.2 Guard door monitors 10.2.10 AES 1135, AES 1136, AES 1145 and AES 1146 range to monitor one guard door SK3 Features · Control Category 3 to EN 954-1 · 1 , 24 VDC 24 VDC 24 VDC Without start-up test With start-up test AES 1135 AES 1136 AES 1135-2185 AES 1136-2185 AES 1145 AES 1146 Additional transistor output Y Function of output Y , path closed Function table AES 1135/6 AES 1135/6-2185 AES 1145/6 436 Enabling path open -
Original
DC-13 Schmersal aes 1235 Ue 24 vdc VDE-0660-209 Y2 TRANSISTOR AES1145 aes 1136 Schmersal Industrial Switchgear S14/S22 S1-S14/S22 AC-15
Abstract: AVR1318: Using the XMEGA built-in AES accelerator Features 8-bit Microcontrollers · Full compliance with AES (FIPS Publication 197, 2002) - Both encryption and decryption procedures · 128-bit Key , access to State and Key memories · Optional Interrupt- and DMA request on AES complete Application Note 1 Introduction The XMEGATM AES Crypto Module supports the Advanced Encryption Standard (AES , memory in the AES Crypto Module. The AES uses 375 clock cycles to execute one encryption/decryption Atmel
Original
avr 256 aes AVR1304 XMega 256 Atmel AVR XMEGA dma XMEGA Application Notes
Abstract: Safety Control Modules AES 6112/AES 7112 Anschlußbeispiele - Wiring examples 1. Anschluß eines Magnetsicherheitsschalters an den Sicherheitsbaustein AES 6112. Connecting a single magnetic safety switch to the AES 6112 , Sicherheitsbaustein AES 6112. Connecting two magnetic safety switches to the AES 6112 safety relay. LIBNS 3 3 -12zG , operatio n 0V- F reig abe Au th o rize d operatio n BNS 3 3 -12zG Abmessungen - Dimensions AES , Magnetsicherheitsschalters an den Sicherheitsbaustein AES 7112. Connecting a single magnetic safety switch to the AES 7112 -
OCR Scan
TWO SWITCH WIRING diagrams VDE 0660 DIN VDE 0113 switch DIN VDE-0660 Teil 3 IEC 158 VDE 0660 VDE0660 6112/AES 24VDC D-50941 5047734000/A D-42232 8591422-T
Abstract: Watts AES / EBU to Analog Audio Converter Program stream AES / EBU to analog audio conversion with 24-bit DAC resolution. The RossGear DAC-8516 AES / EBU to Analog Audio Converter is a broadcast quality modular product used to convert 20 or 24-bit AES-3id (coaxial) signals to analog audio. The DAC-8516 accepts one 32, 44.1 or 48 kHz sample rate unbalanced AES signal and provides two outputs of stereo (A, B) analog audio. Digital AES / EBU audio is input through a BNC connector on the rear of the frame. The Ross Video
Original
ADC-8532 AES EBU CONVERTER Leitch Video B 8532 SMPTE-269M adc & dac audio conversion
Abstract: Datasheet DCO-1741-1781 2/4 AES Audio Change-over with Silent Switch Option Space-saving , a 2/4 AES change-over. The switch is performed electronically by an internal router. In the event , . www.grassvalley.com 1 DCO-1741-1781 2/4 AES Audio Change-over with Silent Switch Option KEY FEATURES â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ Up to 4 AES on each input Electronic , Signal Validity ALM Quad 2x1 PGM ALM AES OUT 2/4 AES PGM 1 Term. Off AES IN 2/4 Grass Valley
Original
DCO-1741/1781 DCO-1741 DCO-1781 DCO-17N1-75-DRP-R DCO-17N1-110-DRP-R DCO-1741-3RU
Showing first 20 results.