NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Part | Manufacturer | Description | Samples | Ordering |
| CS82C37A | Intersil Corporation | IC 4 CHANNEL(S), 8 MHz, DMA CONTROLLER, PQCC44, PLASTIC, LCC-44, DMA Controller | 
|
|
|
| CS82C37AZ | Intersil Corporation | IC 4 CHANNEL(S), 8 MHz, DMA CONTROLLER, PQCC44, ROHS COMPLIANT, MO-047AC, PLASTIC, LCC-44, DMA Controller |
|
|
|
| MD82C37A/B | Intersil Corporation | IC 4 CHANNEL(S), 8 MHz, DMA CONTROLLER, CDIP40, CERAMIC, DIP-40, DMA Controller |
|
|
|
| CP82C37A-5 | Intersil Corporation | IC 4 CHANNEL(S), 5 MHz, DMA CONTROLLER, PDIP40, PLASTIC, DIP-40, DMA Controller |
|
|
|
| CS82C37A96 | Intersil Corporation | IC 4 CHANNEL(S), 8 MHz, DMA CONTROLLER, PQCC44, PLASTIC, MO-047AC, LCC-44, DMA Controller |
|
|
| Part | Manufacturer | Description | Type | Ordering |
| 82C37A | Harris Semiconductor | CMOS High Performance Programmable DMA Controller |
24 pages, |
Original | |
|
|||||
| 82C37A | Harris Semiconductor | CMOS High Performance Programmable DMA Controller |
23 pages, |
Original | |
|
|||||
| 82C37A | Intersil Corporation | CMOS High Performance Programmable DMA Controller |
23 pages, |
Original | |
|
|||||
| 82C37A-5 | Intel | CHMOS High Performance Programmable DMA Controller |
18 pages, |
Scan | |
|
|||||
| 82C37A-5 | Intersil Corporation | CMOS High Performance Programmable Dma Controller |
24 pages, |
Original | |
|
|||||
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: driven from DC to 8MHz for the 82C37A, or from DC to 5 MHz for the 82C37A-5. The Clock may be stopped in , ) (I82C37A-5 I82C37A-5) TA = -55°C to +1250C 1250C (M82C37A M82C37A) (M82C37A-5 M82C37A-5) SYMBOL PARAMETER 82C37A-5 82C37A UNITS MIN MAX MIN , T-52-33-19 T-52-33-19 A.C. Electrical Spécifications DMA Master Mode 82C37A-S 82C37A SYMBOL , signal used by the CPU to load information into the 82C37A. In the Active cycle, It is an output control , (SW) can be inserted between S2 or S3 and S4 by the use of the Ready line on the 82C37A. 4-6 HARRIS ... | OCR Scan |
18 pages, |
octal priority encoder M302271 T-52-33-19 82C37 M302271 abstract |
|
|||
| Abstract: 82C37A operations. This input may be driven from DC to 12.5MHz for the 82C37A-12, from DC to 8MHz for the 82C37A, or from DC to 5MHz for the 82C37A-5. The Clock may be stopped in either state for standby , DACK signals respectively of a channel for the initial 82C37A.This allows the DMA requests of the , input control signal used by the CPU to load information into the 82C37A. In the Active cycle, it is an , S4 in normal transfers by the use of the Ready line on the 82C37A. For compressed transfers, wait ... | Original |
24 pages, |
pin diagram of ic 8088 80286 microprocessor features 80286 microprocessor pin out diagram 8088 microprocessor 80C286 80C86 80C88 82C37A 82C82 control data bus for 80286 NSC800 logical block diagram of 80286 82C37A abstract |
|
|||
| Abstract: from DC to 12.5MHz for the 82C37A-12, from DC to 8MHz for the 82C37A, or from DC to 5MHz for the 82C37A-5. The Clock may be stopped in either state for standby operation. CS 11 I CHIP SELECT , the DREQ and DACK signals respectively of a channel for 197 82C37A the initial 82C37A.This , load information into the 82C37A. In the Active cycle, it is an output control signal used by the , 82C37A. For compressed transfers, wait states can be inserted between S2 and S4. See timing Figures 14 ... | Original |
24 pages, |
NSC800 80C86 80C88 82C37A 82C82 CP82C37A-5 CS82C37A-5 IP82C37A-5 IS82C37A-5 80C286 82C37A abstract |
|
|||
| Abstract: control 82C37A operations. This input may be driven from DC to 12.5MHz for the 82C37A-12, from DC to 8MHz for the 82C37A, or from DC to 5MHz for the 82C37A-5. The Clock may be stopped in either state for , DACK signals respectively of a channel for 4-197 82C37A the initial 82C37A.This allows the DMA , control signal used by the CPU to load information into the 82C37A. In the Active cycle, it is an output , between S3 and S4 in normal transfers by the use of the Ready line on the 82C37A. For compressed ... | Original |
23 pages, |
NSC800 80C86 80C88 82C37A 82C82 CP82C37A-5 CS82C37A-5 IP82C37A-5 IS82C37A-5 80C286 82C37A abstract |
|
|||
| Abstract: This input may be driven from DC to 12.5MHz for the 82C37A-12, from DC to 8MHz for the 82C37A, or from DC to 5MHz for the 82C37A-5. The Clock may be stopped in either state for standby operation. CS , DACK signals respectively of a channel for 4-197 82C37A the initial 82C37A.This allows the DMA , control signal used by the CPU to load information into the 82C37A. In the Active cycle, it is an output , between S3 and S4 in normal transfers by the use of the Ready line on the 82C37A. For compressed ... | Original |
23 pages, |
NSC800 80C286 80C86 80C88 82C37A 82C82 CP82C37A-5 CS82C37A-5 IP82C37A-5 IS82C37A-5 8086 DMA channels 82C37A abstract |
|
|||
| Abstract: Page 1 of 4 IA8237 IA8237 Programmable DMA Controller Advanced Information Sheet FEATURES · · · · · Form, Fit, and Function Compatible with the Intel® 8237A and Harris© 82C37A Packaging options available: 40 Pin Plastic Dip or 44 Pin Plastic Leaded Chip Carrier Static Read/Write or Handshaking Modes Direct Bit Set/Reset Capability Memory-to-Memory Transfers The IA8237 IA8237 uses innovASIC' , 82C37A devices. The A8237 A8237 controls data transfers between memory and peripherals, memory-to-memory ... | Original |
4 pages, |
IA8237 A8237 current buffer ic 8237A IA8237-PDW40C IA8237-PDW40I IA8237-PLC44C IA8237-PLC44I 82C37A ic base for 40 pin DIP ic 40 pin plcc ic base Intel 8237A IA8237 abstract |
|
|||
| Abstract: for the 82C37A-12, from DC to 8MHz for the 02C37A 02C37A, or from DC to 5MHz for the 82C37A-5,The Clock may , the 82C37A. In the Active cycle, it is an output control signal used by file 82C37A to load data to , S4 in normal transfers by the use of the Ready line on the 82C37A. For compressed transfers, wait , the 82C37A. When CS is low and HLDA is low, the 82C37A enters the Program Condition. The CPU can now , respectively of a channel for the initial 82C37A. This allows the DMA requests of the additional device to ... | OCR Scan |
39 pages, |
transistor 60 watt 80C286 80C86 80C88 82C37A 82C82 CP82C37A CP82C37A-12 CP82C37A-5 IP82C37A-5 NSC800 8086 Minimal mode with 8MHz processor 82C37A abstract |
|
|||
| Abstract: for the 82C37A-12, from DC to 8MHz for the 02C37A 02C37A, or from DC to 5MHz for the 82C37A-5,The Clock may , the 82C37A. In the Active cycle, it is an output control signal used by file 82C37A to load data to , S4 in normal transfers by the use of the Ready line on the 82C37A. For compressed transfers, wait , the 82C37A. When CS is low and HLDA is low, the 82C37A enters the Program Condition. The CPU can now , respectively of a channel for the initial 82C37A. This allows the DMA requests of the additional device to ... | OCR Scan |
39 pages, |
NSC800 80C86 80C88 82C37A 82C82 CP82C37A CP82C37A-12 CP82C37A-5 IP82C37A-5 80C286 82C37A abstract |
|
|||
| Abstract: for the 82C37A-12, from DC to 8MHz for the 02C37A 02C37A, or from DC to 5MHz for the 82C37A-5,The Clock may , the 82C37A. In the Active cycle, it is an output control signal used by file 82C37A to load data to , S4 in normal transfers by the use of the Ready line on the 82C37A. For compressed transfers, wait , the 82C37A. When CS is low and HLDA is low, the 82C37A enters the Program Condition. The CPU can now , respectively of a channel for the initial 82C37A. This allows the DMA requests of the additional device to ... | OCR Scan |
39 pages, |
NSC800 80C86 80C88 82C37A 82C82 CP82C37A CP82C37A-12 CP82C37A-5 IP82C37A-5 80C286 82C37A abstract |
|
|||
| Abstract: 8253 Related Devices 82C37A CMOS High Performance Programmable DMA Controller 82C55A 82C55A CMOS ... | Original |
3 pages, |
CP82C54-10Z CP82C54 CP82C54-10 8406501JA CP82C54-12 CP82C54-12Z CP82C54Z CS82C54 CS82C54-10 CS82C54-1096 8254 programmable counter CMOS Programmable Peripheral Interface cmos microprocessors interface 8253 82C54 82C54 abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| /MUXes/Crosspoints Switching Regulation Timing Circuits Video ICs Voltage References 82C37A CMOS High Performance -9054302MQA -9054302MQA -9054302MQA -9054302MQA Active Mil 40 Ld CerDIP N/A - 147.55 CP82C37A-5 Active Comm 40 Ld PDIP N/A 5962-9054301MQA 5962-9054301MQA 5962-9054301MQA 5962-9054301MQA 7.85 CS82C37A Active Comm 44 Ld PLCC 1 5962-9054302MXA 5962-9054302MXA 5962-9054302MXA 5962-9054302MXA 10.88 CS82C37A96 Active Comm 44 Ld PLCC 4 5962-9054302MXA 5962-9054302MXA 5962-9054302MXA 5962-9054302MXA 10.99 CS82C37AZ CS82C37AZ CS82C37AZ CS82C37AZ Active Comm 44 Ld PLCC 3 5962-9054302MXA 5962-9054302MXA 5962-9054302MXA 5962-9054302MXA 10.88 MD82C37A/B Active Mil 40 Ld Cer www.datasheetarchive.com/files/intersil/device_pages/device_82c37a.html |
Intersil | 07/09/2006 | 23.8 Kb | HTML | device_82c37a.html |
| 82C37A Harris Corporation's Home Page ¤ Semiconductor's Home Page ¤ Product Information ¤ 82C37A 82C37A Data Sheets fn2967.pdf CMOS High Performance Programmable DMA Controller ( Adobe's pdf format - 209523 bytes) Packaging F40.6 Mil-Std-1835 GDIP1-T40 GDIP1-T40 GDIP1-T40 GDIP1-T40 (D-5, Configuration A) 40 Lead Ceramic Dual-In-Line Frit Seal Package J44.A Mil-Std-1835 CQCC1-N44 CQCC1-N44 CQCC1-N44 CQCC1-N44 (C-5) 44 Pad Ceramic Leadless Chip Carrier Package www.datasheetarchive.com/files/harris/data/fn/fn2/fn2967/index.htm |
Harris | 15/08/1997 | 3.24 Kb | HTM | index.htm |
| Group: FP Product Order Code: P82C37A-5 SX036 SX036 SX036 SX036 Category Description: PROGRAMMABLE DMA : 82C37A5 Legal stuff www.datasheetarchive.com/files/intel/products/design/pricelst/1b26a.htm |
Intel | 23/10/1996 | 2.27 Kb | HTM | 1b26a.htm |
| : FP Product Order Code: P82C37A-5 SX036 SX036 SX036 SX036 Category Description: PROGRAMMABLE DMA CONTROLLER : 82C37A5 Legal stuff www.datasheetarchive.com/files/intel/design/pricelst/21c9a.htm |
Intel | 31/01/1997 | 1.96 Kb | HTM | 21c9a.htm |
| support devices in the industry with the 82C237 82C237 82C237 82C237, 82C284 82C284 82C284 82C284, 82C37A, 82C50A 82C50A 82C50A 82C50A, 82C52 82C52 82C52 82C52, 82C54 82C54 82C54 82C54, 82C55A 82C55A 82C55A 82C55A, 82C59A 82C59A 82C59A 82C59A, 82C Reference HARRIS INTEL NEC OKI NEWBRIDGE PRODUCT DESCRIPTION PERIPHERALS GENERAL 82C37A-5 82C37A-5 MSM82C37A-5 CAB2C37A5 CAB2C37A5 CAB2C37A5 CAB2C37A5 82C37A CAB2C37A8 CAB2C37A8 CAB2C37A8 CAB2C37A8 Programmable DMA Controller 82C237 82C237 82C237 82C237 Enhanced Programmable DMA Controller 82C37A-12 uPD71037-10 uPD71037-10 uPD71037-10 uPD71037-10 CA82C37A10 82C237 82C237 82C237 82C237 www.datasheetarchive.com/files/harris/micro/upx86.htm |
Harris | 15/08/1997 | 10.79 Kb | HTM | upx86.htm |
| P/C - Microprocessor Peripherals Device Datasheet Link Device Description Features Package 82C37A CMOS High 82C37A CMOS 16-Bit Microprocessor 68 Ld PLCC 82C37A High Performance Microprocessor with Memory Management and Protection 68 Ld PGA 82C37A CMOS 16-Bit www.datasheetarchive.com/files/intersil/device_pages/parametric_6000.html |
Intersil | 17/09/2006 | 27.23 Kb | HTML | parametric_6000.html |
| Package 82C37A CMOS High Performance Programmable DMA Controller Compatible with the NMOS Link Device Description Package 82C37A CMOS 16-Bit Microprocessor 68 Ld PLCC 82C37A High Performance Microprocessor with Memory Management and Protection 68 Ld PGA 82C37A CMOS 16-Bit Microprocessor 40 Ld CerDIP 40 Ld PDIP 82C54 82C54 82C54 82C54 CMOS www.datasheetarchive.com/files/intersil/device_pages/parametric_15095.html |
Intersil | 17/09/2006 | 60.85 Kb | HTML | parametric_15095.html |
| BIOS-EPROM Im Prozessor integriert zwei 82C37A DMA-Controller, zwei 82C59A 82C59A 82C59A 82C59A Interrupt www.datasheetarchive.com/files/stmicroelectronics/stonline/products/support/stpc/appli/mkc/486sipi.htm |
STMicroelectronics | 02/11/1999 | 12.99 Kb | HTM | 486sipi.htm |
| , EDO, 3,3Volt, 60 ns) 128 KByte 8 Bit BIOS-EPROM Im Prozessor integriert zwei 82C37A DMA www.datasheetarchive.com/files/stmicroelectronics/stonline/products/support/stpc/appli/mkc/486sipi-v2.htm |
STMicroelectronics | 14/06/1999 | 11.33 Kb | HTM | 486sipi-v2.htm |
| BIOS-EPROM Im Prozessor integriert zwei 82C37A DMA-Controller, zwei 82C59A 82C59A 82C59A 82C59A Interrupt www.datasheetarchive.com/files/stmicroelectronics/stonline/products/support/stpc/appli/mkc/486sipi-v1.htm |
STMicroelectronics | 20/10/2000 | 12.99 Kb | HTM | 486sipi-v1.htm |
| Intersil Part | Industry Part | Manufacturer | Type | Description |
| 5962-9054302MQA Buy | 82C37A Buy | Intersil | Pin for Pin Replacement. | CMOS High Performance Programmable DMA Controller |
| CP82C37A-5 Buy | 82C37A Buy | Intersil | Pin for Pin Replacement. | CMOS High Performance Programmable DMA Controller |
| CS82C37A Buy | 82C37A Buy | Intersil | Pin for Pin Replacement. | CMOS High Performance Programmable DMA Controller |
| CS82C37A-1296 Buy | 82C37A Buy | Intersil | Pin for Pin Replacement. | CMOS High Performance Programmable DMA Controller |
| CS82C37AZ Buy | 82C37A Buy | Intersil | Pin for Pin Replacement. | CMOS High Performance Programmable DMA Controller |
| MD82C37A/B Buy | 82C37A Buy | Intersil | Pin for Pin Replacement. | CMOS High Performance Programmable DMA Controller |