500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
MBH12282C-100MA=P3 Murata Manufacturing Co Ltd General Purpose Inductor, visit Digikey Buy

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : 482-C100A Supplier : Deltron Manufacturer : Avnet Stock : - Best Price : €33.49 Price Each : €41.89
Part : 482-C100B Supplier : Deltron Manufacturer : Avnet Stock : - Best Price : €33.49 Price Each : €41.89
Part : 482-C100E Supplier : Deltron Manufacturer : Avnet Stock : - Best Price : €33.49 Price Each : €41.89
Part : MBH12282C-100MA=P3 Supplier : Murata Power Solutions Manufacturer : Newark element14 Stock : 300 Best Price : $1.58 Price Each : $2.44
Part : VL82C100-QC Supplier : NXP Semiconductors Manufacturer : Bristol Electronics Stock : 2,001 Best Price : - Price Each : -
Part : VL82C100QC Supplier : - Manufacturer : Chip One Exchange Stock : 400 Best Price : - Price Each : -
Part : MBH12282C-100MA=P3 Supplier : muRata Manufacturer : Chip1Stop Stock : 300 Best Price : $1.9819 Price Each : $1.9819
Part : MBH12282C-100MA=P3 Supplier : Murata Power Solutions Manufacturer : element14 Asia-Pacific Stock : 300 Best Price : $1.92 Price Each : $2.9760
Part : MBH12282C-100MA=P3 Supplier : Murata Power Solutions Manufacturer : Farnell element14 Stock : 300 Best Price : £1.00 Price Each : £2.15
Shipping cost not included. Currency conversions are estimated. 

82C100 Datasheet

Part Manufacturer Description PDF Type
82C100 Chips and Technologies Super XT Compatible Controller Scan
82C100 N/A IBM PS/2 Model 30 and Super XT Compatible Chip Scan

82C100

Catalog Datasheet MFG & Type PDF Document Tags

8255 interface with 8086 Peripheral

Abstract: 8255 interface with 8086 Peripheral block diagram 82C100 Super XT Compatible Controller â  82C100 Super XT Compatible Controller The 82C100 is , compatible system with PS/2 Model 30 functionality using either an 8086 or 8088 microprocessor. The 82C100 can be used with either 8- or 16-bit microprocessors. The 82C100 includes features which enable the PC , . PRELIMINARY 1-1 Powered by ICminer.com Electronic-Library Service CopyRight 2003 â  82C100 Super XT Compatible Controller The 82C100 can be combined with the CHIPS 82C601 Multifunction Controller and the
-
OCR Scan
82C765 8255 interface with 8086 Peripheral 8255 interface with 8086 Peripheral block diagram interface 8254 with 8086 8255 interface with 8086 8086 microprocessor architecture diagram microprocessors interface 8086 to 8255 30/XT 80C86 80C88 82C110 82C451

signetics 82s100

Abstract: 82C100 jiémsuskms INNOVATORS IN/INTEGRATION SSI 82C100/101 Programmable Logic Array Preliminary Data Sheet GENERAL DESCRIPTIOflâ'"^ The SSI 82C100/101 ar^ CMOS-fliask Programmable Logic Arrays (PLA , 82C100 or active pull down (open-drain) with the SSI 82C101. A chip enable (CE) pin controls the outputs. The SSI 82C100/101 is fully TTL compatible. FEATURES â'¢ Mask programmable â'¢ 16 input variables , Material Copyrighted By Its Respective Manufacturer SSI 82C100/101 Programmable Logic Array Programming
-
OCR Scan
82C100/101 signetics 82s100 82S100 82S100/101

RAS 0510 SUN HOLD

Abstract: sun hold RAS 0510 jrt+grfa^o that SiTlUlatSS ISM'S implementation must be done with external hardware. In the 82C100's "PS/2 , generated by the 82C100. 52 0 aen " Address Enable. When high, this signal is an indication to the devices , enables the data transceiver between the I/O channel data bus and 82C100. 85 o DBIN Data Buffer Direction , between the processor and the 82C100. It is high during DMA cycles so that the data bus is tri-stated , Direction. A HIGH on PBIN allows data to flow from the processor to the 82C100. PBIN controls the direction
-
OCR Scan
RAS 0510 SUN HOLD sun hold RAS 0510 8255 PPI Chip 8086 PPI 8255 interface with 8086 F82C100 8255 programmable peripheral interface IBM11 82C1G0 82C1Q0 CHIPS/280 CHIPS/250 CHIPS/230

82s100

Abstract: signetics 82s100 i-OQ\C A rray 1 Preliminary Data Sheet GENERAL DESCRIPTION , The SSI 82C100/101 ar^CMOS-mask , with the SSI 82C100 or active pull down (open-drain) w ith the SSI 82C101. A chip enable (CE) pin controls the outputs. The SSI 82C100/101 is fully TTL compatible. FEATURES · Mask programmable · 16 input , and the "AND" Array Each input to the SSI 82C100/101 is available to the AND array in either true or , program an AND gate are shown below. Chip Enable For the SSI 82C100 a high on the CE pin w ill cause the
-
OCR Scan
82C10

XC999

Abstract: C899 3UR(OHFWURQ 5HVHUYHG QXPEHUEORFNV IRU ,); · SAx C500- SAx C599 SAx C800 - SAx C899 · SAx C160 - Sax C169 SAx C260 - SAX C269 · SAx XC100 - Sax XC999 · SAx TC1000 - SAx TC9999 SAx TC11IA / SAx TX11IB · SAx 82C100 - SAx 82C999 (Where x = A, B, F, H, K, L) Infineon Technologies
Infineon Technologies
Original
C899 C500 C160 C169 C260 C269

opti 82c206

Abstract: 82c283 82C283 and a standard peripheral controller like OPTi's 82C206 or the 82C100 (with Dallas Semiconductor
OPTi
Original
387SX opti 82c206 opti 82c283 vlsi 386sx ADS8 opti 82c100 286SX 386SX 386SX/AT DS1287 160-P

OPTI 82C281

Abstract: Skynet Electronic the VLSI 82C100 plus Dallas Semiconductor DS1287. 1.1 82C281/2 Features 1.1.1 Main Memory Subsystem
-
OCR Scan
82C281 OPTI 82C281 Skynet Electronic 40X-980-88M 3C505 2150L AHA-1540
Abstract: 3UR(OHFWURQ 5HVHUYHG QXPEHUEORFNV IRU ,); · SAx C500- SAx C599 SAx C800 - SAx C899 · SAx C160 - Sax C169 SAx C260 - SAX C269 · SAx XC100 - Sax XC999 · SAx TC1000 - SAx TC9999 SAx TC11IA / SAx TX11IB · SAx 82C100 - SAx 82C999 (Where x = A, B, F, H, K, L) Infineon Technologies TY Semiconductor
Original
BSS80 BSS82 BSS80/82B BSS80/82C