500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
SN74LS00J-00 Texas Instruments IC LS SERIES, QUAD 2-INPUT NAND GATE, CDIP14, Gate visit Texas Instruments
SN74LS00N-00 Texas Instruments LS SERIES, QUAD 2-INPUT NAND GATE, PDIP14 visit Texas Instruments
SN74LS00DBR Texas Instruments Quad 2-input positive-NAND gates 14-SSOP 0 to 70 visit Texas Instruments Buy
SN74LS00NE4 Texas Instruments Quad 2-input positive-NAND gates 14-PDIP 0 to 70 visit Texas Instruments
SN74LS00NSR Texas Instruments Quad 2-input positive-NAND gates 14-SO 0 to 70 visit Texas Instruments Buy
SN74LS00NSRG4 Texas Instruments Quad 2-input positive-NAND gates 14-SO 0 to 70 visit Texas Instruments

74ls00 NAND gate

Catalog Datasheet MFG & Type PDF Document Tags

t74ls157

Abstract: 74LS00 fan out CERAMIC STD-DIP so T54LS/T74LS00 QUAD 2-INPUT NAND GATE 20 14 B M D T54LS/T74LS02 QUAD 2-INPUT NOR GATE 20 14 B M D T54LS/T74LS03 QUAD 2-INPUT NAND GATE (OPEN COLLECTOR) 20 14 B M D T54LS/T74LS04 HEX , TRIPLE 3-INPUT NAND GATE 20 14 B M D T54LS/T74LS11 TRIPLE 3-INPUT AND GATE 20 14 B M D T54LS/T74LS13 , TRIPLE 3-INPUT AND GATE (OPEN COLLECTOR) 20 14 B M D T54LS/T74LS20 DUAL 4-INPUT NAND GATE 20 14 B M D T54LS/T74LS21 DUAL 4-INPUT AND GATE 20 14 B M D T54LS/T74LS22 DUAL 4-INPUT NAND GATE (OPEN COLLECTOR
-
OCR Scan
74LS00 t74ls157 74LS00 fan out 74LS00E T74LS74 74LS00 nand gate 74LS00 QUAD 2-INPUT NAND GATE TTL-54/74 T54LSXXD2 T74LSXXB1 T74LSXXD1 T74LSXXM

74LS00 pin configuration

Abstract: gd74ls04 GD54/74LS00 QUADRUPLE 2-INPUT POSITIVE NAND GATES Description This device contains four independent 2-input NAND gates, jt^ performs the Boolean functions Y = A B or Y=A+B in positive logic. Function Table (each gate) INPUTS OUTPUT A B Y H H L L X H X L H Pin Configuration Vcc 4B 4 A 4 Y 3B , Line Package Circuit Schematic (each gate) \ \ T- < V iv output y Absolute Maximum Ratings â , to 150°C 4-3 This Material Copyrighted By Its Respective Manufacturer GD54/74LS00 Recommended
-
OCR Scan
GD74LSOO 74LS04 74LS00 pin configuration gd74ls04 74LS00 function table pin configuration 74LS00 74LS00 Electrical and Switching characteristics 74LS04 NOT gate GD54/74LS00 125CC GD74LS04

74LS00

Abstract: 74LS00 TTL SN54/74LS00 QUAD 2-INPUT NAND GATE · ESD > 3500 Volts QUAD 2-INPUT NAND GATE LOW POWER SCHOTTKY VCC 14 13 12 11 10 9 8 J SUFFIX CERAMIC CASE 632-08 1 2 3 4 5 6 14 7 1 GND N SUFFIX PLASTIC CASE 646-06 14 1 14 1 D SUFFIX SOIC CASE 751A-02 ORDERING INFORMATION SN54LSXXJ SN74LSXXN SN74LSXXD Ceramic Plastic SOIC , Output Current - Low 54 74 4.0 8.0 mA FAST AND LS TTL DATA 5-2 SN54/74LS00 DC
Motorola
Original
74LS00 TTL TTL 74LS00 74LS00 truth table 74LS00DC 74ls00 tphl tplh NAND 74LS00 SN54/74LS00

74LS00 TTL

Abstract: TTL 74LS00 SN54/74LS00 QUAD 2-INPUT NAND GATE · ESD > 3500 Volts QUAD 2-INPUT NAND GATE LOW POWER SCHOTTKY VCC 14 13 12 11 10 9 8 J SUFFIX CERAMIC CASE 632-08 1 2 3 4 5 6 14 7 1 GND N SUFFIX PLASTIC CASE 646-06 14 1 14 1 D SUFFIX SOIC CASE 751A-02 ORDERING INFORMATION SN54LSXXJ SN74LSXXN SN74LSXXD Ceramic Plastic SOIC , Output Current - Low 54 74 4.0 8.0 mA FAST AND LS TTL DATA 5-2 SN54/74LS00 DC
Motorola
Original
74LS00 DATA 74ls00 datasheet 74LS00 gate 74LS00 TTL datasheet 751A-02

74LS00 function table

Abstract: pin configuration 74LS00 GD54/74LS00 QUADRUPLE 2-INPUT POSITIVE NAND GATES Description This device contains four independent 2-input NAND gates. K performs the Boolean functions Y = A B or Y = A + B in positive logic , lIoJ lioJ Function Table (each gate) OUTPUT INPUTS 1 2 A B V 1A 1B 3 H , . - 6 5 ° C to 1 5 0 ° C 4-3 GD54/74LS00 Recommended Operating Conditions SYMBOL MIN , -1 1 . 4-4 GD54/74LS00 Application Example Crystal Clock Generator (1) G D74LS00 c
-
OCR Scan
74LS00 clock frequency D74LS04

74LS00 TTL

Abstract: 74LS00 truth table MOTOROLA SN54/74LS00 QUAD 2-INPUT NAND GATE · ESD > 3500 Volts QUAD 2-INPUT NAND GATE fn l [ïïl fïïl [Til fïïl ITI 171 J SUFFIX CERAMIC CASE 632-08 VCC LOW POWER SCHOTTKY Lü Ll I Ll I L±l Ll I Ll I LzJ GND N SUFFIX ,r p îïï , 'S :. D SUFFIX SOIC CASE 751A-02 5 ORDERING INFORMATION SN54LSXXJ SN74LSXXN SN74LSXXD Ceramic Plastic SOIC GUARANTEED OPERATING RANGES , Output Current - High Output Current - Low mA mA FAST AND LS TTL DATA 5-2 SN54/74LS00 DC
-
OCR Scan
IC TTL 74LS00 motorola 74LS00 IC 74LS00

74ls08n

Abstract: 74ls04n -14 Quad 2-input NAND gate Quad 2-input NAND gate Quad 2-input NOR gate Quad 2-input NOR gate Quad 2-input NAND gate (O.C.) Hex inverter Hex inverter Hex inverter (O.C.) Hex inverter (O.C.) Hex inverter , /driver (O.C. hi-voltage) Quad 2-input AND gate Quad 2-input AND gate Quad 2-input AND gate (O.C.) Quad 2-input AND gate (O.C.) Triple 3-input NAND gate Triple 3-input NAND gate Triple 3-input AND , . Product No. 1 10 100 74LS00 74LS00 74LS02 74LS02 74LS03 74LS04 74LS04 74LS05 74LS05
-
Original
74LS02N 74LS05N 74LS07N 74LS11N 74LS14N 74ls08n 74ls04n 74F257 74F273 74F299 74F373 74F374 74F521

TTL 74ls00

Abstract: 74LS00 (g) MOTOROLA QUAD 2-INPUT NAND GATE â'¢ ESD > 3500 Volts vcc nn [ïïi ra m ra m m LlI LLI LLI LLI LiJ LLI LLI gnd SN54/74LS00 QUAD 2-INPUT NAND GATE LOW POWER SCHOTTKY GUARANTEED OPERATING RANGES f0 1 J SUFFIX CERAMIC CASE 632-08 Jfllffi 1 N SUFFIX PLASTIC CASE 646-06 1 D SUFFIX SOIC CASE 751A-02 ORDERING INFORMATION SN54LSXXJ SN74LSXXN SN74LSXXD Ceramic Plastic SOIC Symbol Parameter Min , Current â'" Low 54 4.0 mA 74 8.0 FAST AND LS TTL DATA 5-2 SN54/74LS00 DC CHARACTERISTICS OVER
-
OCR Scan
truth table NAND gate 74

IC 74LS00

Abstract: 74LS00 GD54/74LS00 QUADRUPLE 2-INPUT POSITIVE NAND GATES Description This device contains four independent 2-input NAND gates. It performs the Boolean functions Y = A B or Y = A + B in positive logic. Pin Configuration V cc 14 4B 13 4A 12 4Y 11 3B 10 3A 9 3Y 8 Function Table (each gate) INPUTS A H , . - 6 5 CC to 1 5 0 ° C 2-45 40HÖ7S7 OOGHnO fib4 GD54/74LS00 Recommended Operating , GD54/74LS00 Application Example Crystal Clock Generator (1) G D 7 4 L S 0 0 c, Frequency (MHz) 1
-
OCR Scan
74LS00 application 402B757

74LS00 CMOS

Abstract: 74LS00 gate diagram SANYO SEMICONDUCTOR CORP 12 E. I 7cH707ki QODBSTT 1 aîffili^I® LC74HC00WB CMOS High-Speed Standard Logic 3034A LC74HC Series - - 'y-'^'.-ï -, Quad 2-Input NAND Gate ©2138A â'¢ Features - â'¢ The LC74HC00M consists of 4 identical 2-input NAND gates. â'¢ Uses CMOS silicon gate process technology to achieve operating speeds similar to LS-TTL (74LS00) with the low power dissipation and high noise margin of standard CMOS ICs. â'¢ Has buffered outputs, improving the output transition
-
OCR Scan
74LS00 CMOS 74LS00 gate diagram 74LS00 circuit diagram with voltage ttl 74ls00 series 74LS00 pinout CMOS 74LS00 54LS/74LS LC74HC00 5306KI/4106KI

FZH115B

Abstract: fzh261 Digital I.C.s, 74INTEGRATED CIRCUITS DIGITAL TTL, 74LS & 74HC Series Quad 2-input NAND gate Quad 2-input NAND gate, open collector Quad 2-input NOR gate Quad 2-input NOR gate, open collector , input AND gate Quad 2 input AND gate open collector Triple 3 input NAND gate Triple 3-input AND gate Dual NAND Schmitt trigger Hex Schmitt trigger Dual 4-input NAND gate Dual 4-input AND gate Tripple 3-input positive NOR gate 8 input NAND gate Quad positive 2-input OR gate Quad 2-input pos. NAND
Electro Value
Original
FZH115B fzh261 FZK105 FZH131 FZJ111 FZH115 16-DIL

pin diagram of ic 74ls00

Abstract: M74HC00 MITSUBISHI HIGH SPEED CMOS M74HC00P M74HC00DP QUADRUPLE 2-INPUT POSITIVE NAND GATE DESCRIPTION The M74HC00 ts a semiconductor integrated circuit consisting of four 2-input positive-logic NAND , Manufacturer MITSUBISHI HIGH SPEED CMOS M74HC00P M74HC00DP QUADRUPLE 2-INPUT POSITIVE NAND GATE RECOMMENDED , industrial and consumer digital equipment. FUNCTIONAL DESCRIPTION Use of silicon gate technology allows the , logic 4000B series while giving high-speed performance equivalent to the 74LS00. Buffered outputs Y
-
OCR Scan
pin diagram of ic 74ls00 74LS00 transfer function pin diagram of 74ls00 74ls00 circuit diagram M74HCOO 74ls00 series 14P2P

IC TTL 74LS00

Abstract: 74LS00 CMOS TC74HCT00AP/AF CMOS TC74HCT00AP,TC74HCT00AF Quad 2-Input NAND Gate TC74HCT00A CMOS CMOS 2 NAND CMOS LSTTL TTL TTL 3 TC74HCT00AP · : tpd = 10 ns () (VCC = 5 V) · : ICC = 1 A () (Ta = 25°C) · TTL : VIL = 0.8 V () · : LSTTL 10 · TC74HCT00AF VIH = 2.0 V () · : |IOH| = IOL = 4 mA () : tpLH tpHL - · LSTTL (74LS00) DIP14-P-300-2.54 : 0.96 g () SOP14-P-300-1.27A : 0.18 g () 1
-
Original
74ls00 tr tf 74ls00 tr tf TTL

ls 7400

Abstract: 74LSOO 00 54/7400 ^"nc-C-'S 54H/74H00J^ 54S/74S00^' 54LS/74LS00^ / QUAD 2-INPUT NAND GATE ORDERING CODE: See Section 9 PKGS PIN OUT COMMERCIAL GRADE MILITARY GRADE PKG TYPE Vcc = +5.0 V ±5%, Ta = 0°C to +70° C Vcc = +5.0 V ±10%, Ta = -55° C to +125°C Plastic DIP (P) A 7400PC, 74H00PC 74LS00PC,74SOOPC 9A Ceramic DIP (D) A 7400DC, 74H00DC 74LS00DC, 74S00DC 5400DM, 54H00DM 54LS00DM, 54S00DM 6A Flatpak (F) A 74LS00FC,74S00FC 54LS00FM, 54S00FM 3I B 7400FC, 74H00FC 5400FM, 54HOOFM INPUT
-
OCR Scan
ls 7400 74LSOO 74LS00 fan-out 7400 fan-out 7400 DIP 74LS00P 54LS/74LS00 54/74H 54/74S 54/74LS

74LS00P

Abstract: 74LS00 pinout 54/7400 v 54H/74H00^f 54S/74S00^// $ /V 54LS/74LS00^ /^ QUAD 2-INPUT NAND GATE ORDERING CODE: See Section 9 INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions PINS Inputs Outputs 54/74 (U.L.) HIGH/LOW 1.0/1.0 20/10 54/74H (U.L.) HIGH/LOW 1.25/1.25 12.5/12.5 54/74S (U.L.) HIGH/LOW 1.25/1.25 25/12.5 54/74LS (U.L.) HIGH/LOW 0.5/0.25 10/5.0 (2.5) 00 PIN COMMERCIAL GRADE MILITARY GRADE PKG PKGS OUT Vcc = +5.0 V ±5%, Ta = 0° C to +70° C Vcc = +5.0 V ±10%, Ta = -55° C to +125°C
-
OCR Scan
74LS00 7400 74S00 74LS00D 74H00 74h00 fan-out 74LS00 pin connection 74h00p 74S00PC

54LS641

Abstract: CD Octal D-type flip-flop CHARACTERISTICS FUNCTION Quad 2-Input NAND Gate Quad 2-Input NAND Gate (O.C.) Quad 2-Input NOR Gate Hex Inverter Hex Inverter (Open Collector) Quad 2-Input AND Gate Quad 2-Input AND Gate (O.C.) Triple 3-Input NAND Gate Triple 3-Input AND Gate Dual 4-Input NAND Schmitt Trigger Hex Inverter Schmitt Trigger Dual 4-Input NAND Gate Dual 4-Input AND Gate Quad 2-Input NAND Gate (O.C.) Triple 3-Input NOR Gate TYPE/PKG , - 8 8 9 15 FUNCTION 8-Input NAND Gate 2-Input OR Gate Quad 2-Input NOR Buffer (O.C.) Quad 2
-
OCR Scan
54LS641 CD Octal D-type flip-flop 54LS642 74LS00 quad TTL nand gate 54LS92 54ls364 54LS00 24-LEAD 20-LEAD 54LS00/C 54LS01/C 54LS02/C

ls 7400

Abstract: 7400 signetics TTL Signetìcs I 7400, LSOO, SOO Gates Logic Products Quad Two-Input NAND Gate Product Specification TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 7400 9ns 8mA 74LS00 9.5ns 1.6mA 74SOO 3ns 15mA ORDERING CODE PACKAGES COMMERCIAL RANGE Vcc = 5V ±5%; Ta = 0°C to + 70°C Plastic DIP N7400N, N74LS00N, N74S00N Plastic SO N74LS00D, N74S00D FUNCTION TABLE INPUTS OUTPUT A B Y L , .) PARAMETER TEST CONDITIONS1 7400 74LS00 74S00 UNIT Min Typ2 Max Min Typ2 Max Min Typ2 Max
-
OCR Scan
7400 signetics TTL TTL LS 7400 7400 ls 7400 pin configuration TTL 7400 propagation delay 74l500 WF07570S

IC 74LS00

Abstract: 74LS00 gate diagram S ANYO SEMICONDUCTOR CORP 1EE. D I 7c n707b QODBS^ 1 J p ( T-Hi.-2-l ¡ H lB l ' 3034 A C M O S High-Speed Standard Logic LC74HC Series , Quad 2-Input NAND Gate © 21 3 8A · Features · The L C 7 4 H C 0 0 M consists o f 4 identical 2-input N A N D gates. · Uses C M O S silicon gate process technology to achieve operating speeds sim ilar to L S -T T L (74LS00) w ith the low power dissipation and high noise margin o f standard C M O S ICs. · Has buffered
-
OCR Scan
74LS00W

M74HC00B1

Abstract: IC 74LS00 HS-C MOSâ"¢ INTEGRATED CIRCUITS If -7 2 QUAD 2 - INPUT NAND GATE DESCRIPTION The M54/74HC00 is a high speed CMOS QUAD 2-INPUT NAND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. The internal , ) = 2V to 6V â'¢ Pin and Function compatible with 54/74LS00 INPUT AND OUTPUT EQUIVALENT CIRCUIT 4 , operating current can be obtained by the following equation. 'cc(opr)= CPD â'¢ vcc â'¢ f|N + lcc'4 (per Gate
-
OCR Scan
M54HC00 M74HC00B1 74HC00 74LS00 integrated circuit 54HC 74HC 54/74LS00 M54HC0Q

74HC00M

Abstract: IC 74HC00 r z 7 SCS-TH O M SO N * 7 # « « [L tiO IM K S M 54HC00 M 74HC00 QUAD 2-INPUT NAND GATE , is a high speed CMOS QUAD 2INPUT NAND GATE fabricated in silicon gate C2MOS technology. It has the , RANGE Vcc (OPR) = 2 V TO 6 V PIN AND FUNCTION COMPATIBLE WITH 54/74LS00 SYMMETRICAL OUTPUT IMPEDANCE I I , Gate) vcc AB SO LUTE M AXIM UM RATINGS Symbol Vcc V, Vo IlK l0K lo Ice or Ignd Pd Tstq Tl Supply , . Icctopr) = C pd · Vcc · iiM + lcc/4 (per Gate) SWITCHING CHARACTERISTICS TEST CIRCUIT TEST CIRCUIT
-
OCR Scan
74HC00M 00B1R IC 74HC00 74hc00 equivalent 74LS00 PIN M74HC00M1R 14 pin 74HC00 54HC00F1R
Showing first 20 results.