NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS

Datasheet Archive - Datasheet Search Engine

 

Direct from the Manufacturer

Part Manufacturer Description PDF Samples Ordering
SN7474N3 Texas Instruments IC TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14, PLASTIC, MS-001AA, DIP-14, FF/Latch ri Buy
SN7474DR Texas Instruments IC TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, PLASTIC, SOIC-14, FF/Latch ri Buy
SN7474N Texas Instruments IC TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14, PLASTIC, MS-001AA, DIP-14, FF/Latch ri Buy

7474 for shift register

Catalog Datasheet Results Type PDF Document Tags
Abstract: ) NOTE: The letter in parenthesis indicates the location of the zero bit in the shift register. D.P. = , Shift Register The 74195 shift left/shift right shift register is the heart of the auto-ranging logic. , DIRECTION OF SHIFT MUST BE REVERSED FOR OHMS MEASUREMENT 2N4119 2N4119 V- FIGURE 5. AUTO-RANGING SCHEMATIC , 7474 is clocked into the register. This occurs 900 counts after autozero begins (D1 strobe). The , digit mode when the 7474 is cleared. Eight hundred counts later the data is strobed into the register ... Original
datasheet

8 pages,
148.71 Kb

data sheet 2N2007 74195 TTL shift register 7447 decade counter 74121 application as pulse generator 7474 pin out diagram 7474 D flip-flop circuit diagram AN028 intersil zestron 278 transistor 2N2007 ICL7103 zestron reed relay 7474 shift register ICL7103A/ICL8052A AN028 ICL7103A/ICL8052A abstract
datasheet frame
Abstract: ) NOTE: The letter in parenthesis indicates the location of the zero bit in the shift register. D.P. = , Shift Register The 74195 shift left/shift right shift register is the heart of the auto-ranging logic. , DIRECTION OF SHIFT MUST BE REVERSED FOR OHMS MEASUREMENT 2N4119 2N4119 V- FIGURE 5. AUTO-RANGING SCHEMATIC , 7474 is clocked into the register. This occurs 900 counts after autozero begins (D1 strobe). The , digit mode when the 7474 is cleared. Eight hundred counts later the data is strobed into the register ... Original
datasheet

8 pages,
118.05 Kb

74195 shift register precision rectifier pin diagram of 7474 Low Cost Digital Panel Meter Designs 7474 7474 shift register Low Cost Digital Panel Meter Designs" AN028 intersil 7474 D flip-flop circuit diagram zestron 278 transistor 2N2007 ICL7103A ICL7103A/ICL8052A AN028 ICL7103A/ICL8052A abstract
datasheet frame
Abstract: Counter 8-Bit Shift Register 8-Bit Shift Register Quad D-Type Flip-Flop Dual 4-Bit Binary Counter , Flip-Flop 8-Bit Shift Register 8-Bit Shift Register 4-Channel Analogue Multiplexor Decade Counter BCD Counter ( Presettable ) Quad AND/OR Select Gate 14-Stage Ripple Counter 8-Stage Shift Register Divide , Counter Quad 2-Input XOR Gate 7-Segment Display Decade Counter 4-Stage Shift register Similar , ( Schmitt trigger ) 8-Stage Shift Register Dual Monostable Multivibrator 8-Bit Addressable Latch Hex ... Original
datasheet

12 pages,
125.46 Kb

7404 ttl inverter 7476 3 bit ripple counter 4070 CMOS XOR 74241 74374 74244 4001 4011 cmos 7476 J-K Flip-Flop 7476 counter 7493 flip-flop counter design a BCD counter using j-k flipflop 74373 cmos dual s-r latch 7408, 7404, 7486, 7432 datasheet abstract
datasheet frame
Abstract: parallel-out storage register. A single pin serves either as an input for serial entry or as a TRI STATE* serial output. In the Serial-out mode, the data recir culates in the shift register. By means of a separate clock, the contents of the shift register are transferred to the stor age register for parallel outputting. The contents of the stor age register can also be parallel loaded back into the shift register. A , 673A National Semiconductor 74F673A 74F673A 16-Bit Serial-ln, Serial/Parallel-Out Shift Register ... OCR Scan
datasheet

5 pages,
125.51 Kb

7475 tristate buffer 7473 national 7472 PIN DIAGRAM 7474 shift register 74F673A 74F673A abstract
datasheet frame
Abstract: an extensive library of 7400 series latch and register functions 7474 7498 7409 74194 , comes equipped with a dedicated D-type register that can also be configured for J-K or Toggle , Thus, for cases where one register is feeding another, the pASIC logic cell is capable of integrating , followed by the dedicated cell register. 5-6 QAN1 FIGURE 6 A cell design for two edge-triggered registers in a single cell. This allows an 8-bit shift register to be implemented in only 4 logic cells. ... Original
datasheet

6 pages,
48.31 Kb

7474 shift register which logic family is 7474 7491 8-bit 74194 shift register latch 74373 7474 for shift register schematic design multiplexer 74395 74105 7400 series 74374 74374 74373 QL8X12B QL8X12B abstract
datasheet frame
Abstract: Microprocessor Bus Port with Programmable Control. · Dual Byte-Wide Input and Output Register's for , continuous bit rate division without external intervention. Two 74194 shift register macro functions , register. Two 74373 output latches provide a mechanism for processor access to current bit rate count values or current shift register contents. The upper right corner of the schematic shows a controlling state , Pßl400 PROGRAMMABLE BUS PERIPHERAL FEATURES · Bus I/O -Register Intensive (Buster) EPLD · ... OCR Scan
datasheet

4 pages,
218.48 Kb

universal programmer schematic 74194 counter 74373 output port 7474 PIN DIAGRAM 8086 microprocessor altera logicaps TTL library 74191 8 bit ttl 74191 74191 counter 74374 74373 logicaps schematic capture DE flip-flops 7474 datasheet abstract
datasheet frame
Abstract: register. Data moves on the positive edge of theclock.andall clocked inputs are designed for zero-hold-time , last flag bit has been shifted into the shift register of the COM 8004, CLKOUTA will be held high until , (which has been stored in the shift register) is shifted out. The CRC check data is inverted before this , into the shift register. Data will pass through the COM 8004 without effect until a FLAG is received. CRC Check (Reception) When the last bit of a closing flag enters the shift register, ERRCHK will go ... OCR Scan
datasheet

6 pages,
201.08 Kb

FD 300 CRC-32 8004 7474 shift register CRC-32 abstract
datasheet frame
Abstract: L LIST [~BLOClT SHIFT REGISTER SR41 SR42 M95C SR43 SR44 SR45 SR46 SR47 M94C M179C M179C M195C M195C , Bit Shift Register 4 Bit Shift Register, Clear Direct 4 Bit Shift Register (74LS95 74LS95) 4 Bit Shift Register, Set Direct 4 Bit Shift Register, Synchronous ParallelLoad 4 Bit Shift Register, Synchronous ParallelLoad and Clear 4 Bit Shift Register, A synchronous Parallel Load 4 Bit Shift Register, Sync Clear 4 Bit Shift Register (7494) 4 Bit Parallel Access Shift Register (74179) 4 Bit Parallel-Access Shift Register ... OCR Scan
datasheet

16 pages,
511.99 Kb

RSC-15 7474 mod 10 up counter 7476 3 bit ripple counter IC 74LS93 Structure of D flip-flop DFFSR ic 7442 DECIMAL DECODER ic 74ls83 johnson counter ic 74LS95 shift register 74ls180 TTL IC 74LS244 74ls91 counter EKG-3-8805 RSC-15 EKG-3-8805 abstract
datasheet frame
Abstract: counter 8-bit serial-out shift register Divide by twelve counter 4-bit binary counter 4-bit serial/par-in/par-out shift register 5-bit serial-in parallel-out shift register Gated J-K master slave flip , parallel output serial shift register 8-bit serial/parallel input shift register Hex D-type flip flops , shift register 4-bit parallel access shift register Preset. counters/latches binary Dual monostable , bidirectional universal shift register Quad 2-input multiplexers with storage 8-bit bidirectional uni.shift ... Original
datasheet

5 pages,
68.83 Kb

IC 74LS192 74hc4000 ic D flip flop 7474 ic 74ls83 7490 Decade Counter 0-99 FZJ115 FZH195 FZJ125 FZJ105 FZL145S 74LS104 FZH265B FZH205 FZH115 74INTEGRATED 74INTEGRATED abstract
datasheet frame
Abstract: input multiplexer 74194 - universal bidirectional shift register 74180 - 8 bit parity generator , 2-73 EP1800JC-EV1 EP1800JC-EV1 74194 (SHIFT REGISTER) I (GND) j- - SLSI (GND) j- SRSI (GND) j- (GND , irectional Shift Register With Parallel Load) 74194(SL,SI,SRSI,A,B,C,D,R, S0,S1,CLRN,CK,QD,QC,QB, QA) EP310 EP310 , contain 14 MSI TTL functions for user evaluation. · May be erased for other uses upon completion of , variety of logic functions for the purpose of evaluating the high density line of erasable pro grammable ... OCR Scan
datasheet

7 pages,
271.01 Kb

74151 adder Multiplexer IC 74151 data pin configuration of d flip flip 7474 sn 7449 function table ic ttl 74138 IC 74138 decoder IC 74279 multiplexer IC 74157 7483 half adder Application of Multiplexer IC 74151 MSI IC 74138 decoder pin configuration of IC 74138 EP1800JC-EV1 EP1800JC-EV1 EP1800JC-EV1 abstract
datasheet frame

Datasheet Content (non pdf)

Abstract Saved from Date Saved File Size Type Download
Over 1.1 million files (1986-2014): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer.
 
REGISTER M74HC164 M74HC164 M74HC164 M74HC164 1911 8 BIT PISO SHIFT REGISTER M74HC165 M74HC165 M74HC165 M74HC165 1912 8 BIT PISO SHIFT REGISTER M74HC166 M74HC166 M74HC166 M74HC166 1913 QUAD SHIFT REGISTER M74HC194 M74HC194 M74HC194 M74HC194 1921 8 BIT PIPO SHIFT REGISTER M74HC195 M74HC195 M74HC195 M74HC195 1922 DUAL 4-INPUT NAND GATE M74HC20 M74HC20 M74HC20 M74HC20 1923 M74HC245 M74HC245 M74HC245 M74HC245 M74HC640 M74HC640 M74HC640 M74HC640 M74HC643 M74HC643 M74HC643 M74HC643 1931 8 BIT SIPO SHIFT REGISTER M74HC251 M74HC251 M74HC251 M74HC251 1932 HC258 HC258 HC258 HC258 QUAD 2 CHANNEL MULTIPLEXER /REGISTER M74HC298 M74HC298 M74HC298 M74HC298 1942 HC323 HC323 HC323 HC323 8 BIT PIPO SHIFT REGISTER WITH SYNCHRONOUS CLEAR , HC299 HC299 HC299 HC299 8 BIT PIPO SHIFT M74HC4075 M74HC4075 M74HC4075 M74HC4075 1971 8 INPUT NOR/OR GATE M74HC4078 M74HC4078 M74HC4078 M74HC4078 1972 8 BIT SIPO SHIFT LATCH REGISTER (3-STATE) M74HC4094 M74HC4094 M74HC4094 M74HC4094 1973
www.datasheetarchive.com/files/stmicroelectronics/stonline/db/psearch.txt
STMicroelectronics 02/02/2001 240.03 Kb TXT psearch.txt
No abstract text available
www.datasheetarchive.com/download/20401246-484028ZC/2001_11.tar
Motorola 16/02/2000 2340 Kb TAR 2001_11.tar
No abstract text available
www.datasheetarchive.com/download/12042666-484029ZC/2001_11b.zip (MMC2001DDRM.pdf)
Motorola 16/02/2000 791.67 Kb ZIP 2001_11b.zip
No abstract text available
www.datasheetarchive.com/download/94631832-484030ZC/2001_11c.tar
Motorola 16/02/2000 2330 Kb TAR 2001_11c.tar
* * * *SRC=7494;7494;TTL;74xx;4-bit shift register *SYM=T7494 T7494 T7494 T7494 *7494 4-BIT SHIFT REGISTERS * .subckt 7494 clr * * * *SRC=7496;7496;TTL;74xx;5-bit shift register *SYM=T7496 T7496 T7496 T7496 *7496 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS ) * * * *DEVELOPPED FOR INTUSOFT BY JEAN-CLAUDE MBOLI * *Phone:(33) 4 76 44 43 30 Fax:(33) 4 76 44 43 52 OPEN-COLLECTOR OUTPUTS *i can't find this part for *pinout ? lgm * .subckt 7439 in1 in2 out *FAMILY TTLin * * * *SRC=7474;7474;TTL;74xx;D Flip-Flop *SYM=T7474 T7474 T7474 T7474 *7474 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED *FLIP-FLOPS
www.datasheetarchive.com/files/spicemodels/misc/modelos/spice_complete/7400.lib
Spice Models 18/04/2010 72.32 Kb LIB 7400.lib
4-BIT PARALLEL-ACCESS SHIFT REGISTER * 74179 4-BIT PARALLEL-ACCESS SHIFT REGISTER * 74180 PARITY GENERATOR/CHECKER ODD/EVEN 9-BIT * 74181 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS * 7417 Hex Buffers/Drivers with * 74194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS * 74195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS * 74196 4-Bit Presettable Decade Counter/Latch
www.datasheetarchive.com/files/spicemodels/misc/eval.lib
Spice Models 20/12/2001 295.35 Kb LIB eval.lib
*- * 7474 Dual D-Type Positive-Edge-Triggered Flip-Flops with Preset and Clear * * The TTL Data Book, Vol 2, 1985, TI * tdn 06/28/89 Update interface and model names * .subckt 7474 1CLRBAR 1D for the IC contains only 1 2-bit latches. If 4-bit latches is needed, * please use the SUBCKT twice. order for this model * to be accurate, when A* is used as an input, A1 or A2 must be low The same rules apply for the B inputs. * .SUBCKT 7480 CN_I A1_I A2_I ASTAR_I AC_I B1_I B2_I
www.datasheetarchive.com/files/spicemodels/misc/7400.lib
Spice Models 19/12/2001 282.17 Kb LIB 7400.lib
*- * 7474 Dual D-Type Positive-Edge-Triggered Flip-Flops with Preset and Clear * * The TTL Data Book, Vol 2, 1985, TI * tdn 06/28/89 Update interface and model names * .subckt 7474 1CLRBAR 1D for the IC contains only 1 2-bit latches. If 4-bit latches is needed, * please use the SUBCKT twice. order for this model * to be accurate, when A* is used as an input, A1 or A2 must be low The same rules apply for the B inputs. * .SUBCKT 7480 CN_I A1_I A2_I ASTAR_I AC_I B1_I B2_I
www.datasheetarchive.com/files/spicemodels/misc/spice_model_cd/mixed part list/spice-models-collection/7400.lib
Spice Models 29/07/2012 282.15 Kb LIB 7400.lib
No abstract text available
www.datasheetarchive.com/download/79262054-393174ZC/mplabc30v2_05.tgz
Microchip 09/11/2006 27045.95 Kb TGZ mplabc30v2_05.tgz
No abstract text available
www.datasheetarchive.com/download/79262054-393174ZC/mplabc30v2_05.tgz
Microchip 09/11/2006 27045.95 Kb TGZ mplabc30v2_05.tgz