500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
LTC221CS Linear Technology LTC221 - Micropower, Low Charge Injection, Quad CMOS Analog Switches with Data Latches; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C visit Linear Technology - Now Part of Analog Devices Buy
LTC222CS Linear Technology LTC222 - Micropower, Low Charge Injection, Quad CMOS Analog Switches with Data Latches; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C visit Linear Technology - Now Part of Analog Devices Buy
LTC222CN Linear Technology LTC222 - Micropower, Low Charge Injection, Quad CMOS Analog Switches with Data Latches; Package: PDIP; Pins: 16; Temperature Range: 0°C to 70°C visit Linear Technology - Now Part of Analog Devices Buy
LTC221CS#TRPBF Linear Technology LTC221 - Micropower, Low Charge Injection, Quad CMOS Analog Switches with Data Latches; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C visit Linear Technology - Now Part of Analog Devices Buy
LTC222CS#PBF Linear Technology LTC222 - Micropower, Low Charge Injection, Quad CMOS Analog Switches with Data Latches; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C visit Linear Technology - Now Part of Analog Devices Buy
LTC221CS#PBF Linear Technology LTC221 - Micropower, Low Charge Injection, Quad CMOS Analog Switches with Data Latches; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C visit Linear Technology - Now Part of Analog Devices Buy

7474 D latch

Catalog Datasheet MFG & Type PDF Document Tags

8254 intel microprocessor block diagram

Abstract: 74374 address bus clr Vcc d q 7474 I gnd ck â'¢additional pins omitted for clarity Figure 2 , interfacing the AD7572A to such high performance processors. 12-BIT LATCH 8 Jr TfTlJ \z _s z , . This is done by driving the 7474 clock input from the AD7572A BUSY output rather than the TMS32020 CLK , START LATCH ADC DATA INTERRUPT ADSP-2100 Figure 4. AD7572A/DSP-2100 Timing Diagram The converter
-
OCR Scan
8254 intel microprocessor block diagram 74374 latch 74374 74374 register decode counter 74393 7474 counter circuit diagram AN-292 7572AXX03 7572AXX10 D3/11 D15-D4

CI 7474

Abstract: CI 7473 ,6B,9B 12 4-Bit RS Latch 54LS/74LS279 4x(RS) â'" â'" â'" â'" 14 19 D147 4L,6B,9B 13 4-Bit D Latch 9314 4xD L 1(L) 12 18 18 175 D146 4L,7B,9B 14 4-Bit D Latch 93L14 4xD L 1(L) 30 51 45 50 D146 4L,7B,9B 15 4-Bit D Latch 54/7475 4xD â'" 2(H) 20 16 16 160 D148 4L,6B,9B 16 4-Bit D Latch 5477 4xD â'" 2(H) 20 16 16 160 D149 3I 17 4-Bit D Latch 54/74196 4xD L 1(L) 20 23 20 240 D125 3I,6A,9A 18 4-Bit D Latch 54LS/74LS196 4xD L 1(L) 20 28 24 60 D125 3I,6A,9A 19 4-Bit D Latch 54/74197 4xD L 1(L) 20 23 20
-
OCR Scan
CI 7474 CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 54S/74S109 54LS/74LS109 54H/74H74 54S/74S74 54LS/74LS74 54H/74H73

logic ic 7476 pin diagram

Abstract: logic ic 74LS76 pin diagram IO 10 P O ro o C O 00 C D C J 1 CO ro - o 4-Bit R S Latch to Item 4-Bit D Latch 54LS/74LS77 4-Bit D Latch 54LS/74LS75 4-Bit D Latch 4-Bit R S Latch 4-Bit D Latch 54LS/74LS197 4-Bit D Latch 54/74197 4-Bit D Latch 54/74196 4-Bit D Latch 4-Bit D Latch 54/7475 4-Bit D Latch 93L14 4-Bit D Latch 4-Bit R S Latch 4-Bit R S Latch Function 54LS/74LS196 5477 9314 54/74279 54LS/74LS279 93L14 X O X O 4 *. X X Z D
-
OCR Scan
logic ic 7476 pin diagram logic ic 74LS76 pin diagram 74LS107 ic 74109 74109 dual JK 74LS109 54LS/74LS73 54LS/74LS107 54H/74H103 54H/74H76 54LS/74LS76

74171

Abstract: 7478 J-K Flip-Flop series register and latch functions included in the library. FIGURE 2a Several of the over 50 register and latch macrofunctions included in the pASIC Macro Library FIGURE 2b The pASIC Toolkit also offers an extensive library of 7400 series latch and register functions 7474 7498 7409 , register and latch functions. These include single and grouped functions, as well as many 7400 series , cell, is ideal for implementing latched functions. As shown in Figure 3, a D-type flow-through latch
QuickLogic
Original
74171 7478 J-K Flip-Flop 7478 jk 7400 series logic ICs 74594 shift register by using D flip-flop 7474 QL8X12B QL8X12

CI 7473

Abstract: counter with 7473 BIPOLAR TTL-T 74, LU Q_ > -Hp-flops T 7472/5472 J-K master-slave with AND inputs â'" 50 20 10 DIP H,P T 7473/5473 Dual J-K with clear - 100 20 10 DIP H,P T 7474/5474 Dual D - 85 25 10 DIP H ,P T 7476/5476 Dual J-K master-slave with preset and clear - 100 20 10 DIP K,Q T 74107/54107 Dual J-K master-slave - 100 20 10 DIP H,P T 74121/54121 Monostable multivibrator - 90 30 10 DIP H,P T , 4-bi t bistable latch 10 100 - 10 DIP K,Q T 7481/5481 16-bit RAM 60 275 - - DIP H,P T 7483/5483 4
-
OCR Scan
counter with 7473 7490 Decade Counter 7476 up down counter 7476 counter ci 74192 decade counter 7492

MC4044

Abstract: frequency counter using 8051 be used as a building block in an analog-to-digital (A/D) conversion system, by using the VFC to , . Although VFC-based A/D converters are slower than successive-approximation and flash converters, they are comparable in speed to integrating A/D converters. VFC-based A/D converters are thus well suited for low , measured. The resolution of the A/D conversion, of course, is determined by the clock frequency and the , -bit binary counters with output registers, one 4020B 14-stage binary counter, one 7474 dual D-type flip-flop
-
OCR Scan
AN-276 MC4044 frequency counter using 8051 74590 Voltage-to-Frequency Converters 74LS221 74ls04hex SN7474 MC6801

ttl 7474 sine wave

Abstract: 74590 be used as a bui'ding block in an analog-to-digital IA/D) conversion system, by using the VFC to , speed to integrating A/D converters. VFC-based A/[ > converters are thus well suited for low frequency , and output frequencies that is being measured. The resolution of the A/D conversion, of course, is , counter, one 7474 dual D-type flip-flop with preset and clear, and one inverter of a 74LS04 hex inverter. The 4020B and 7474 provide the timing signal which tells the counters when to start and stop counting
-
OCR Scan
ttl 7474 sine wave INTERFACING OF SEVEN SEGMENT DISPLAY WITH 8051 74ls221 circuits diagram 74LS04* hEX INVERTER 74ls04 hex inverter voltage frequency table ad654

7474 D flip-flop circuit diagram

Abstract: Multiplexer 74157 application AND inputs â'" 50 20 10 DIP H,P T 7473/5473 Dual J-K with clear - 100 20 10 DIP H,P T 7474/5474 Dual D - 85 25 10 DIP H ,P T 7476/5476 Dual J-K master-slave with preset and clear - 100 20 10 DIP K,Q , 25 140 - 10 DIP K,Q T 7475/5475 4-bi t bistable latch 10 100 - 10 DIP K,Q T 7481/5481 16-bit RAM 60
Elpida Memory
Original
E0124N10 7474 D flip-flop circuit diagram Multiplexer 74157 application circuit diagram of ddr ram 74157 74157 pin diagram RAM circuit diagram M12394EJ2V2AN00

7404 dip

Abstract: 7493 4 bit binary counter AM2504 SAR REGISTER S D CC CP S PARALLEL OUTPUTS SERIAL OUTPUT 3 ­ 7475 LATCH AN17 F01 *R2 , 12 7 8 9 16 17 18 19 20 21 AM2504 SAR REGISTER S D CC CP S 3 ­ SERIAL OUTPUT 7475 LATCH , 10V DAC I 18 R4* 2.49k R6 820 5V I 2 R5 1k 7 13 6012 12-BIT D/A CONVERTER + LT1011A 12 11 , comparator servo the node. After the LSB has been converted the "conversion complete" (CC) line (Trace D) goes high, signaling the end of the sequence. The 7475 latch prevents the comparator from responding to
-
OCR Scan
7404 dip 7493 4 bit binary counter 74122 Retriggerable Monostable Multivibrator 4 nand dip 16 Noise immunity of 7408 Noise immunity of 7486

ic 7475 latch

Abstract: ic 74121 74157 - 4 bit magnitude comparator - quad S-R latch - 8 input multiplexer - 1 of 8 decoder - quad 2 , /checker 7483 - 4 bit full adder 74190 - up/down decade counter 7449 - BCD to 7 segment decoder 7474 - D type flip flop 74103 - JK type flip flop 7486 - Quad exclusive OR Bidirectional bus interface , H = high level L = low level X = don't care DO, Dt, . . . D7 = the level o f the D input 2-73 , - (GND) I- (G N D )}- A B C o SO 74194 QA -1 QB - 1 O o - i QD -j (GND)J- S1
Linear Technology
Original
ic 7475 latch ic 74121 application circuits of ic 74121 74121 ic Digital Weighing Scale schematic IC 7474 flipflop LT1021 AN17-8

full adder using ic 74138

Abstract: full adder using Multiplexer IC 74151 the timers of the 80C51). d) a 16-bit timer (identical to the Timer 2 of the 8052). e) a , operation. /PSEN goes high during a reset condition. ALE 33 OUT Address Latch Enable, used to latch external LSB 8 bit address bus from multiplexed address/data bus, commonly connect to the latch enable of , .7:0 Port 0 Port 2 Port 1 Port 3 Drivers Drivers Drivers Drivers Port Latch Port Latch Serial Port Timer Interrupt Logic Data Bus Port Latch Data Bus ACC B
-
OCR Scan
full adder using ic 74138 full adder using Multiplexer IC 74151 decoder IC 74138 TTL 74194 74151 multiplexer pin configuration of IC 74138 EP1800JC-EV1 EP1800 0UT20 0UT21 OUT22 0UT23

ALi M6759 A1

Abstract: ALI M6759 /O ports, two 16-bit timer/event counters (identical to the timers of the 80C51). d) a 16-bit timer , 33 OUT Address Latch Enable, used to latch external LSB 8 bit address bus from multiplexed address/data bus, commonly connect to the latch enable of 373 family. This signal will be forced high when the , Drivers Drivers Drivers Port Latch Port Latch P3.7:0 Serial Port Timer Interrupt Logic Data Bus Port Latch Data Bus ACC B Register Program Address 64K bytes Data Bus
Acer Laboratories
Original
M6759 ALi M6759 A1 ALI M6759 M6759 A1 ACER LABORATORIES INC 7474 ic pin configuration 1830-B 6759DS02

8052 basic

Abstract: 7474 pin out diagram Dual J-K master slave flip-flop with clear Dual D type pos edge trig flip-flop pre + clear Quad , 74HC42 74LS47 74LS51 74LS53 74LS54 74HC51 7472 7473 74LS73 74HC73 7474 7475 , Quad D flip flop Synchronous decimal counter with set and reset inputs and N-input Synchronous 4 , /down counter BCD to 7-segment latch/decoder/driver 1 of 16 decod/demult. with input latches Binary , Programmable timer BCD to 7-segment latch/decoder/driver Dual 1 of 4 decoder/demultiplexer Hex gate Hex
-
Original
8052 basic 7474 pin out diagram 7474 pin configuration features of ic 7474 7474 pin diagram INTERNAL DIAGRAM OF IC 7474

FZH115B

Abstract: fzh261 ) . 5 Latch Circuit , and inactive sites to latch the column addresses. This is done during read/write or read modify write , relation to the DRAM controller latch. The reason lies in the parameter of tOFF (MIN.) = 0 ns. tOFF is the , controller to reliably latch the data. In the case of hyper page mode (EDO), the data output period is , a D-type latch circuit has been added to the sense amplifier output of the forms. In a fast page
Electro Value
Original
FZH115B fzh261 FZK105 FZH131 FZJ111 FZH115 74INTEGRATED 16-DIL

compaq 7500

Abstract: circuit diagram of 16-1 multiplexer and explain MicroChannel M IO# indicator. The M IO # /L M IO # pin combination may be used as a general purpose latch if , a general purpose latch if LVGAMS# is not required. IOR#, IOW # 49,48 I 82303 read , Current ±1 0 (J.A Vss < VouT < V cc 2.4 V NOTES: 1. C D S U # [1:8], XA [0:2, 10:23 , :2,10:23] DLYfrom A D L# 1 35 100 Tu A [0 :2 ,10:23], VGAMS#, MIO# Setup to ADL# T T17 , , whichever is appropriate. From IO R # or C D S U R D # active, whichever is appropriate. From IO R # or C
NEC
Original
compaq 7500 circuit diagram of 16-1 multiplexer and explain ADR30 vl-bus VESA Video Electronics Standards Association Local Bus M11296EJ2V0AN00

82303

Abstract: power or forcing the enable pin. Vin- V« ITtWS OUT AiiXHJAfiY 5V ENABLE Q +V 7474 D , capacitor quickly when power is removed. Figure 2C shows a simple arrangement which will latch down the , , completing a positive feedback latch which disables the main regulator output. Under these conditions the , , Figure 4) to ground and shutting down the regulator output (Trace D, Figure 4). The 10k value from the , MAIN "OUTPUT H IHâ'"1E Figure 3 D = 2V/0iV HORIZONTAL = 500ns/DIV Figure 4 Figure 5 shows another
-
OCR Scan
82303 P103RD P103W P101RD M60STR

2N5060 equivalent

Abstract: 220 ac voltage regulator without transformer "conversion complete" (CC) line (Trace D) goes high, signaling the end of the sequence. The 7475 latch , . Figure 3 shows a circuit which uses a clock modulation scheme to decrease conversion time. The A â'" D is , , the 7474 flip-flop's Q output is set high (Trace C), biasing Q1. This causes the 47pF capacitor to be , DAC-comparator junction (Trace D), allowing faster total conversion time. Trace E, the conversion complete pulse , 1400. For a 10V full-scale (1.22mV), the comparator must have a minimum gain of: A â'" D, the LSB size
-
OCR Scan
LT1005 LT1035 EF-26-R1-N1 2N5060 equivalent 220 ac voltage regulator without transformer yellow springs thermistors dc voltage regulator circuit using SCR 110VAC-220VAC 3 pin horizontal potentiometer pin configuration 1N4002 CAN0N-CKT26-T5-35AE

application circuits of ic 74121

Abstract: 74121 one shot 1 0 1-533 82303 Address Latch Transparent Latch LATCH D [16:1 9] A [2 0 :2 3 ]P Q[1 6 :1 , 2G# 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 - O B U S Y ^>- -D>°- E R R O R ifO CLOCKED LATCH x 2 , ) X D (0 :7 ) M IO # -1- H LM IO # + - L VGAMS# JLVG AM S# « - f CARD SETUP PORT BUS , # indicator. The M IO # /LM IO # pin combination may be used as a general purpose latch if LMIO# is not , . The VG AM S#/LVG AM S# pin combination may be used as a general purpose latch if LVGAMS# is not
-
OCR Scan
74121 one shot hp5082-2810 ic D flip flop 7474 7474 flip-flop A-D CONVERTER HIGH SPEED of IC 7474 in file 12//S

LM 74138

Abstract: 74373 latch ic processing time. ADDRESS DECODE EN IS R/W RD CS READY "1" D Q TMS32020 7474 , a CMOS Microprocessor-Compatible 12-Bit A/D Converter ADC912A FEATURES Low Cost Low , -BIT DAC ADC912A VSS SUCCESSIVE APPROXIMATION REGISTER 12-BIT LATCH 4 VDD BUSY 8 , GENERAL DESCRIPTION The ADC912A is a monolithic 12-bit accurate CMOS A/D converter. It contains a complete successive-approximation A/D converter built with a high-accuracy D/A converter, a precision
-
OCR Scan
LM 74138 74373 latch ic ic 74373 D latch function of latch ic 74373 truth table for ic 74138 Latches 74373 CDSU06 CDSU18 P103WR 103WR 103RD
Showing first 20 results.