500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
DUALOUTPUT-ISOFLYBACK-REF Texas Instruments Dual Output Isolated Flyback Design: 5V @ 0.2A, 12V @ 2.1A w/2 addl out 3.3V @ 0.5A, 5V @ 0.5A visit Texas Instruments
DUALASYMA5VGEVB ON Semiconductor EVAL BOARD BUCK CONV DUAL AG visit Digikey
DUALASYMB12VGEVB ON Semiconductor EVAL BOARD BUCK CONV DUAL AG visit Digikey
WM8351CGEB/V Cirrus Logic Consumer Circuit, CMOS, PBGA129 visit Digikey
WM8325GEFL/V Cirrus Logic Power Management Circuit, CMOS visit Digikey
WM8321GEFL/V Cirrus Logic Power Management Circuit, CMOS visit Digikey

74373 cmos dual s-r latch

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: Multivibrator Octal Buffer Octal Buffer Octal Buffer Octal Bus Transceiver 8-Bit Addressable Latch Dual 5 , D-Type Latch Octal D-Type Latch Dual Decade Counter Dual 4-Bit Binary Counter Octal D-Type Latch , Octal D-Type Latch Octal D-Type Latch Octal D-Type Latch 8-Bit Magnitude Comparator 74373 / 74374 / 74533 / 74574 / 4042 74373 / 74374 / 74533 / 74573 / 4042 74373 / 74374 / 74533 / 74573 / 4042 CMOS , Dual Monostable Multivibrator 8-Bit Addressable Latch Hex Buffer Decade Counter BCD to 7 -
Original
74573 74574 7486 XOR GATE 7486 full adder latch 74574 7408, 7404, 7486, 7432
Abstract: registers (similar to 74373 or 74377, CMOS or TTL) and two byte-wide output latches (similar to 74373). , (74377) Input from Internal Bus No Write Strobe (WS) LINP8 8-Bit Input Latch(74373) Input from External Pins LBUSI 8-Bit Input Latch(74373) Input from Internal Bus LBUSO 8-Bit Output Latch(74373) Output to , used. OUTPUT LATCHES LBUSO is a flow-through output latch similar to the 74373. The latch enable is , at up to 25MHz Clock Rate. Dual Byte-Wide Input and Output Registers for Fully Buffered -
OCR Scan
latch 74373 74373 truth table Latches 74373 74245 truth table TTL 74373 Altera EP1800 EPB1400
Abstract: transparent latches or edge-triggered registers (similar to 74373 or 74377, CMOS or TTL) and two byte-wide , (WS) 8-Bit Input Latch(74373) Input from External Pins 8-Bit Input Latch(74373) Input from Internal Bus RINP8 A RBUSLA LINP8 LBUSI LBUSO BUSX 8-Bit O utput Latch(74373) Output to , used. O U T P U T LATCHES LBUSO is a flow -through output latch sim ilar to the 74373. The latch , Port with Programmable Control for use with 8, 16 and 32-bit MPUs at up to 25MHz Clock Rate. Dual -
OCR Scan
EP1200
Abstract: (74373) Input from External Pins 8-Bit Input Latch(74373) Input from Internal Bus 8-Bit Output Latch , used. OUTPUT LATCHES LB U S O is a flow-through output latch similar to the 74373. The latch enable , Programmable Control for use with 8, 16 and 32-bit MPUs at up to 25MHz Clock Rate. Dual Byte-Wide Input and , : Programmable Flip-Flop Type (D/T/JK/SR) Programmable Clocking Dual Feedback for Implementing Buried , 74373 or 74377, CM O S or TTL) and two byte-wide output latches (similar to 74373). (Hereafter, the -
OCR Scan
function of latch ic 74373 IC 74373 logitech 99 mouse IC EPB1400-2
Abstract: transparent latches or edge-triggered registers (similar to 74373 or 74377, CMOS or TTL) and two byte-wide , No Write Strobe (WS) LINP8 8-Bit Input Latch(74373) Input from External Pins LBUSI 8-Bit Input Latch(74373) Input from Internal Bus LBUSO 8-Bit Output Latch (74373) Output to Internal Bus BUSX Bus , flow-through output latch similar to the 74373. The latch enable is based on an AND function of two control , , 16 and 32-bit MPUs at up to 25MHz Clock Rate. Dual Byte-Wide Input and Output Registers for Fully -
OCR Scan
74245 BUFFER IC pin diagram of 74245 BUFFER IC IC 74245 80386 microprocessor pin out diagram 74245 buffer 74245 20 pin ic
Abstract: is able to convert levels of both CMOS and TTL for all input/output buffers. Ten types of master , dual-layer metal H CMOS (Effective gate length: 1.0 microns) â'¢ High speed and low power dissipation , CMOS and TTL levels are available.) â'¢ All pins of pull-up or pull-down MOS (100 Ki2) are available , . of unit cell Notes Inverters 1 INV 1 nvert gate 1 2 INV2 Dual invert gates 1 NAND gates 3 2ND 2 , 6ND 6-input NAND gate 5 8 7ND 7-input NAND gate 5 9 8ND 8-input NAND gate 6 10 2ND2 Dual 2 -
OCR Scan
counter 74168 3-8 decoder 74138 counter 74169 Multiplexer 74152 74183 adder 74169 binary counter MSM70V000 MSM-71V000 MSM72V000 MSM73V000 MSM74V000 MSM79V000
Abstract: is able to convert levels of both CMOS and TTL for all input/output buffers. Ten types of master , available. (Both CMOS and TTL levels are available.) â'¢ All pins of pull-up or pull-down MOS (100 KÂ , Notes Inverters 1 INV Invert gate 1 2 INV2 Dual invert gates 1 NAND gates 3 2ND 2-input NAND gate , -input NAND gate 5 8 7ND 7-input NAND gate 5 9 8ND 8-input NAND gate 6 10 2ND2 Dual 2-input NAND , -input NOR gate 6 18 2NR2 Dual 2-input NOR gates 2 AND gates 19 2AD 2-input AND gate 2 20 3AD 3 -
OCR Scan
synchronous counter using 4 flip flip 74183 alu MH 74151 74169 SYNCHRONOUS 4-BIT BINARY COUNTER shift register 7495 alu 74381 MSM75V000 MSM-76V000 MSM77V000 MSM78V000
Abstract: convert levels of both CMOS and TTL for all input/output buffers. Ten types of master chips are prepared , '¢ All pins of schmitt input circuit are available. (Both CMOS and TTL levels are available ) â'¢ All , . of unit ceil Notes Inverters 1 INV Invert gate 1 2 INV2 Dual invert gates 1 NAND gates 3 2ND 2 , 6ND 6-input NAND gate 5 8 7ND 7-input NAND gate 5 9 8ND 8-input NAND gate 6 10 2ND2 Dual 2 , 8-input NOR gate 6 18 2NR2 Dual 2-input NOR gates 2 AND gate 19 2AD 2-input AND gate 2 20 -
OCR Scan
74139 for bcd to excess 3 code design a bcd counter using jk flip flop ttl 74118 priority encoder 74148 jk flip flop to d flip flop conversion 74541 buffer MSM70H000 MSM-71H000 MSM72H000 MSM73H000 MSM74H000 MSM79H000
Abstract: -wide AND-OR gate 10 3 8.4 Dual gate 1-35 INV2 Dual inverter gate 1 10 2.3 1-36 2ND2 Dual 2-input NAND gate 2 5 32 1-37 2NR2 Dual 2-input NOR gate 2 5 3.6 1-38 2AD2 Dual 2-input AND gate 3 10 3.3 1-39 20R2 Dual 2-input OR gate 3 10 3.8 SR latch MO LTND S-R NAND latch 3 8 5.4 1-41 LTNR S-R NOR latch 3 , convert levels of both CMOS and TTL for all input/output buffers. Five types of master chips are prepared , available. (Both CMOS and TTL levels are availa-ble.f â'¢ All pins of pull-up or pull-down resistance (120 -
OCR Scan
MSM72000 priority encoder 74147 msm7200 MSM7000 msm7500 74150 demultiplexer MSM70000 MSM71000 MSM73000 MSM74000 MSM75000
Abstract: gate 1-33 1-34 1-35 1-36 Dual gate 1-37 1-38 1-39 SR latch 1-40 1-41 M2 M3 Internal driver 1-44 1-45 , gate Dual inverter gate Dual 2 -in put N A N D gate Dual 2 -in put NOR gate Dual 2 -in put A N D gate Dual 2-in put OR gate S-R N A N D latch S-R NOR latch Internal through driver-1 Internal through driver , -type latch w ith reset D -type flip flo p F lip flo p 1-50 DFR D -type flip flo p w ith , /reset and L S S D D-type latch Toggle flip flop with reset Toggle flip flop with set/reset 8 8 8 8 8 -
OCR Scan
full adder using ic 74138 pins and their function in ic 74163 encoder IC 74147 sn 74373 74373 latch ic IC 74153 dual 4*1 multiplexer MSM71000/72000/73000/74000 MSIW71000
Abstract: ll pins o f p u ll-u p o r p u ll-d o w n M O S of s c h m itt in p u t c irc u it are CMOS and , R gate 8 -in p u t N O R gate Dual 2 -in p u t N O R gates 2 -in p u t A N D gate 3 -in p u t A N D , OR gate 5 -in p u t OR gate 6 -in p u t OR gate 7 -in p u t OR gate 8 -in p u t OR gate Dual 2 -in p , e la tch w ith reset D -ty p e latch D -ty p e la tc h w ith reset D -ty p e latch D -ty p e la tc h , g e r 10 11 13 15 1 1 1 6 11 5 (3) (3) (3) (3) 1. Negative edge latch 2 . P ositive edge la -
OCR Scan
74138n buffer 74374 G701 of IC 74191
Abstract: ^ ^ ^ ^ ^ ^ ^ ^ jE L E C T R O N i KGL80 Gate Array Library 0.5um 3.3V CMOS Process , V DD = 3.3V, V BB = 5V, TA = 25°C , Typical Process CMOS C M O S Schm itt Trigger Input , LD 6 LD 6D 2 LD 7 LD 7D 2 LD 8 LD 8D 2 LD S2 LD S6 LSO LS0D2 LS1 LS2 D Latch w ith A ctive High D Latch w ith A ctive High, 2X Drive D Latch w ith A ctive High, Scan D Latch w ith A ctive High, Scan, 2X Drive D Latch w ith A ctive High, Q O u tp u t O nly D Latch w ith A ctive High, Q O u tp u t Only, 2X -
OCR Scan
74152 PIN DIAGRAM 74373 verilog A022A application of ic 74153 74240T LN 741 VSS30 VSS30I VSS30P VSS50
Abstract: TGC100 Series CMOS Gate Arrays RELEASE 3.0, REVISED JANUARY 1990 · · · Twelve Arrays with up , SCOPETM Testability Macros TGC100 Series 1-|xm EPICTM CMOS Technology: - Double-Level Metal , MACRO Figure 1. TGC100 CMOS Gate Array description The Texas Instruments TGC100 Series comprises 12 gate arrays, each fabricated using T l's 1-nm advanced silicon-gate CMOS EPIC process. The process , u m e n t s POST OFFICE BOX 6 5 5 3 0 3 · DALLAS, TEXAS 752 65 TGC100 Series 1-jim CMOS Gate -
OCR Scan
RF400U functional diagram of 7400 and cd 4011 s273 ls 7404 cmos 7404 CKD10 TS000LJ TS002LJ TSB01LJ TSB02LJ TDB10LJ 120LJ
Abstract: CMOS/TTL TYPE 74193 74194A 74244 74260 74260 74266 74273 74279 74283 74373 SIMILAR GA MACRO S193LJ S , TGC100 Series 1-|im CMOS Gate Arrays RELEASE 4.0. REVISED SEPTEMBER 1991 14 Arrays with up to , -SCOPETM Testability Macros TGC100 Series 1-nm EPICTM CMOS Technology -Double-Level Metal, Slllclded-Poly , C R O description Figure 1. TGC100 CMOS Gate Array The Texas Instruments TGC100 Series comprises 14 gate arrays, each fabricated using Tl's 1-|.im advanced silicon-gate CMOS EPIC process. The -
OCR Scan
JRC 45600 45600 JRC YD 803 SGS TDA 7277 krp power source sps 6360 2904 JRC ZOP020 ZOP021 ZOP023 ZOP022 ZOP024 ZOP025
Abstract: xliii 1 5 Standard functions LOGIC FAMILIES CMOS HE4000B family specifications CMOS HE4000B , RAM Bipolar TTL PROM Bipolar ECL RAM Bipolar ECL PROM Bipolar ECL CAM CMOS EPROM CMOS RAM 77 , 83 83 DIGITAL LCD drivers; CMOS Display drivers; bipolar Clock timers; CMOS A/D and D/A converters; NMOS Miscellaneous; bipolar ECL AD/DA converter CMOS Remote I/O expander Memories 84 84 , transmission combination CMOS ICs for telephone subscriber sets: DTMF dialler with redial pulse diallers -
OCR Scan
0221l APPLICATION NOTES CD 7474 IC bit-slice TGC119 IPF 830 IC 7402, 7404, 7408, 7432, 7400
Abstract: dual op amplifier vcc out1 - in + in This information was added by a third party and may be , : 24257A function: 32kx8 High-speed CMOS SRAM package: 28-pin PDIP,28 manufacturer: Winbond added-by , -name: 27C040 function: 512kx8 CMOS EPROM package: 32-pin Ceramic DIL,32 manufacturer: AMD , -4000 Dual 3-input NOR gates and inverter. 1A 1B 1C /1Y GND +-+ |1 +-+ 14| |2 13 , -4002, 744002 Dual 4-input NOR gates. +-+ +-+ Page 34 _ -
OCR Scan
cm .02m z5u 1kv B2X84 pin configuration of BFW10 la4347 TRIAC TAG 9322 dsq8 BS9000 D3007
Abstract: BID C DOLLY L IST L OGO LIST SA F E TY & RELIA L TY PIN SYSTE M DIGITA L IC's MEMORIES, MOS CMOS .EC L , TT L MICR OP R OC E SSOR SPE CIA L FUN CTION IC's (DIGITAL l LINE AR) K ARR AYS LIN E A R IC's (PUR CH ) -MADE IC's IC's INDEX (COL ORE D PGS) ,C INC L : PR GMD, SC RN D, IC A PPL ICATION N OTE S HEAT SI NK S I NSU L ATOR S T R ANSISTORS POW ER SMAL L SIG N AL ARR AYS " ~ TRANSISTORS cE T " It ` T R N SIST d f?'_ SC R & SIN! i ;- S T RIAC & '1 1J -
OCR Scan
djlxt971 IM540 S2000A inverter AT-DEC71 LN11CP23 P393-ND LN11WP24 P395-ND LN11WP34
Abstract: Delay Line Programmable O ne-Shot Pulse Generator 4- in- 1 High-Speed Silicon Delay Line 4-B it Dual , Nonvolatile SRAM 64K Nonvolatile SRAM +5V Powered Dual RS-232 Transmitter/Receiver DATA BOOK Automatic , Evaluation Kit CyberKey Carrier Evaluation Kit Battery Manager Chip Smart Battery Dual Digital Potentiometer , EconoRAM Time Chip DS1609 Dual Port RAM DS1610 Partitioned NV Controller DS1611 Programmable System Monitor , NV SRAM 3V Partitionable 128K x 16 NV SRAM Dual Audio Taper Potentiometer Dual Audio Taper Intersil
Original
Sony CXA1191M philips ecg master replacement guide FZK101 FZK 101 Siemens CMC 707 am radio receiver CXA1191M Z8530 Z8531 Z86E04
Showing first 20 results.