500 MILLION PARTS FROM 12000 MANUFACTURERS

Datasheet Archive - Datasheet Search Engine

 

Direct from the Manufacturer

Part Manufacturer Description PDF Samples Ordering
SN7407J Texas Instruments Hex Buffers/Drivers With Open-Collector High-Voltage Outputs 14-CDIP 0 to 70 ri Buy
SN7407N3 Texas Instruments Hex Buffers/Drivers With Open-Collector High-Voltage Outputs 14-PDIP 0 to 70 ri Buy
SN7407NSRG4 Texas Instruments Hex Buffers/Drivers With Open-Collector High-Voltage Outputs 14-SO 0 to 70 ri Buy

7407 connection diagram

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: high beta and high fT ( 1 5 GHz) was se- TL H 7407 ­ 5 FIGURE 5 LM161 LM161 Schematic Diagram 3 TL H 7407 ­ 6 FIGURE 6 LM160 LM160 Schematic Diagram tended for interfacing to TTL logic direct , 74 Series TTL Loads ns max 25 AN-87 AN-87 C1995 C1995 National Semiconductor Corporation TL H 7407 , capacitance Figure 2 shows typical delay variation with temperature TL H 7407 ­ 3 FIGURE 3 Offset , input voltage is relatively TL H 7407 ­ 4 FIGURE 4 LM161 LM161 Common Mode Range g 15V op amp supplies ... National Semiconductor
Original
datasheet

6 pages,
130.97 Kb

LM260 C1995 AN-87 national LM261 LM360 LM160 LM361 AN-87 NE529 LM360 application note 7407 application note LM161 ttl 7407 LM361 application note 7407 transistor Comparison Tables 7407 connection diagram TEXT
datasheet frame
Abstract: is 30 mA for the 9N07/5407 9N07/5407 and 40 mA for the 9N07/7407 and 9N17/7417 9N17/7417. LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW) FLATPAK (TOP VIEW) Vcc SCHEMATIC DIAGRAM (EACH BUFFER/DRIVER) RM^Rijliïl WWW ri n ri , FAIRCHILD TTL/SSI . 9N07/5407 9N07/5407, 7407 • 9N17/5417 9N17/5417, 7417 HEX BUFFER/DRIVER (WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUT) DESCRIPTION — These TTL/SSI hex buffer/driver feature high voltage open collector output , Range -55 25 125 0 25 70 °C Output HIGH Level Voltage, Vqh 9N07/5407 9N07/5407, 7407 30 30 Volts 9N17/5417 9N17/5417 ... OCR Scan
datasheet

1 pages,
81.51 Kb

max. current in 7404 HIGH LEVEL OPEN COLLECTOR OUTPUT DRIVER 7407 for 5407 dip package 7404 TTL connection DIAGRAM 7404 5407 9n07 TTL 7417 7417 7404 fan out 7407 connection diagram 7417 TTL 9N07/5407 9N17/5417 9N07/5407 9N07/5407 9N17/5417 9N17/5417 9N17/ 9N07/7407 9N17/7417 TEXT
datasheet frame
Abstract: /22 mW High Speed Schottky 54S/74S 54S/74S 3 ns/19 mW Logic/Connection Diagram'2' S Tu a SI , FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL D7 54/7430, 54H/74H30 54H/74H30 54S/74S30 54S/74S30, 54LS/74LS30 54LS/74LS30 Vcc NC NC NC D8 54S/74S133 54S/74S133, 54LS/74LS133 54LS/74LS133 Vcc Ifl ffl 13 13 El R El El D9 54S/74S134 54S/74S134 Vcc E , D15 54/7407, 54/7417 Vcc ra la ra la ei m rai m SJ a iii lai iii id id ili a iii GND Vcc , Buffer (OC/15 OC/15 V) — — 54/7417 — — D15 3I,6A,9A 10 Hex Buffer (OC/30 OC/30 V) — — 54/7407 — â ... OCR Scan
datasheet

2 pages,
67.7 Kb

74LS28 TTL 7402 TTL 7409 LS 7411 ci 7430 ls 7421 ls 7432 7402 TTL CI 7408 TTL 74ls02 TTL 7425 74LS27 CI 74LS02 TTL 74s02 ls 7408 54H/74H30 54S/74S30 TTL LS 7402 54H/74H30 54S/74S30 CI 7402 54H/74H30 54S/74S30 CI 7407 54H/74H30 54S/74S30 TTL LS 7407 54H/74H30 54S/74S30 54H/74H30 54H/74H30 54S/74S30 54S/74S30 54LS/74LS30 TEXT
datasheet frame
Abstract: . NC − No internal connection ORDERING INFORMATION TA ORDERABLE PART NUMBER PACKAGEâ , SN7417DR SN7417DR TOP-SIDE MARKING 0°C to 70°C 7407 7417 SN7407N SN7407N SN7417N SN7417N SN7417N SN7417N SN7407 SN7407 , dissipation is 145 mW, and average propagation delay time is 14 ns. logic diagram, each buffer/driver , -1-260C-UNLIM -1-260C-UNLIM 0 to 70 7407 SN7407DE4 SN7407DE4 ACTIVE SOIC D 14 50 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM 0 to 70 7407 SN7407DG4 SN7407DG4 ACTIVE SOIC D 14 50 Green ... Texas Instruments
Original
datasheet

17 pages,
1014.28 Kb

SN5407 SN5417 SN7407 SN7417 SDLS032G TEXT
datasheet frame
Abstract: . NC − No internal connection ORDERING INFORMATION TA ORDERABLE PART NUMBER PACKAGEâ , SN7417DR SN7417DR TOP-SIDE MARKING 0°C to 70°C 7407 7417 SN7407N SN7407N SN7417N SN7417N SN7417N SN7417N SN7407 SN7407 , dissipation is 145 mW, and average propagation delay time is 14 ns. logic diagram, each buffer/driver , -1-260C-UNLIM -1-260C-UNLIM 0 to 70 7407 SN7407DE4 SN7407DE4 ACTIVE SOIC D 14 50 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM 0 to 70 7407 SN7407DG4 SN7407DG4 ACTIVE SOIC D 14 50 Green ... Texas Instruments
Original
datasheet

17 pages,
1018.47 Kb

SN5407 SN5417 SN7407 SN7417 SDLS032G TEXT
datasheet frame
Abstract: (multistandard) - SCART type connection to TV - Video signal pattern generator or video source (VCR, Sat Receiver, etc.) - +5V power supply The connection diagram (see Figure 1) shows how the evaluation , given in Figure 2. Figure 1 : STV5730 STV5730 Evaluation Connection Diagram VIDEO IN +5V 0V Dgnd , STV5730 STV5730 - OSD CHIP QUICK EVALUATION GUIDE 5730-09.EPS Figure 2 : STV5730 STV5730 Evaluation Board Diagram , interface connection errors are encountered, (or the evaluation board supplies have not been set), the ... STMicroelectronics
Original
datasheet

13 pages,
216.82 Kb

VERTICAL COLOUR TV SCHEMATIC DIAGRAM 573011 Cbord functions of a colored tv PHILIPS colour television schematic program digit delay line specifications tv pattern generator tv receiver schematic diagram PHILIPS 2N2222 STV5730 Size of 74HC07 74HC07 TEXT
datasheet frame
Abstract: 18 17 16 15 14 9 10 11 12 13 6Y NC 5A NC 5Y NC - No internal connection ORDERING INFORMATION , SN7417N SN7417N SN7407 SN7407 SN7417 SN7417 SNJ5407J SNJ5407J SNJ5417J SNJ5417J SNJ5407W SNJ5407W SNJ5407FK SNJ5407FK 7407 TOP-SIDE MARKING Package drawings , . Typical power dissipation is 145 mW, and average propagation delay time is 14 ns. logic diagram, each , SN5417J SN5417J 7407 7407 7407 7407 7407 7407 SN7407N SN7407N SN7407N SN7407N SN7407 SN7407 SN7407 SN7407 Addendum-Page 1 PACKAGE , and regulatory requirements in connection with such use. TI has specifically designated certain ... Texas Instruments
Original
datasheet

17 pages,
1058.08 Kb

SN5407 SN5417 SN7407 SN7417 SDLS032G TEXT
datasheet frame
Abstract: 07 54/7407 ¿9/0&3 9 HEX BUFFER/DRIVER (With Open-Collector High-Voltage Output) ORDERING CODE: See Section 9 PKGS PIN OUT COMMERCIAL GRADE MILITARY GRADE PKG TYPE Vcc = +5.0 V ±5%, Ta = 0°C to +70° C Vcc = +5.0 V ±10%, Ta = -55° C to +125° C Plastic DIP (P) A 7407PC 7407PC 9A Ceramic DIP (D) A 7407DC 7407DC 5407 DM 6A Flatpak (F) A 7407FC 7407FC 5407 FM 3I CONNECTION DIAGRAM PINOUT A [± Œ Œ [I EE d gnd[T 1 f 3 t f 1«! Vcc 33 m a bg I] 11 INPUT LOADING/FAN-OUT: See Section 3 ... OCR Scan
datasheet

1 pages,
24.64 Kb

IS417 7407DC 5407DM 7407FC 5407FM 7407 connection diagram 7407PC TEXT
datasheet frame
Abstract: (multistandard) - SCART type connection to TV - Video signal pattern generator or video source (VCR, Sat Receiver, etc.) - +5V power supply The connection diagram (see Figure 1) shows how the evaluation , given in Figure 2. Figure 1 : STV5730 STV5730 Evaluation Connection Diagram 0V Dgnd VIDEO IN +5V , STV5730 STV5730 - OSD CHIP QUICK EVALUATION GUIDE 5730-09.EPS Figure 2 : STV5730 STV5730 Evaluation Board Diagram , interface connection errors are encountered, (or the evaluation board supplies have not been set), the ... STMicroelectronics
Original
datasheet

13 pages,
363.06 Kb

specifications tv pattern generator horizontal COLOUR TV SCHEMATIC DIAGRAM 2N2222 Size of 74HC07 VERTICAL COLOUR TV SCHEMATIC DIAGRAM STV5730 PHILIPS colour television schematic 14 74HC07 TEXT
datasheet frame
Abstract: . Outputs are open collector (7407) with pull up resistors. The opto common supplies optical isolator power for limits, home and remote Party Line select (on J1). · 5 Volt operation MCB BLOCK DIAGRAM , six contact signal arrangement allows direct connection of a hand held terminal. Pin Out 45 1 2 , collector (7407) circuits. Signals are easily interfaced to power drivers. Pin Signal 1 +5v 3 ... Advanced Micro Systems
Original
datasheet

2 pages,
60.4 Kb

mcb wiring SMCC24 7407 opto isolator wiring MCB Resistor MCB-24 MAX 232 internal block diagram MCB-50 type b mcb SMC-C24 3 phase DC motor ESC circuit opto isolator rs422 mcb internal circuit diagram mcb circuit diagram TEXT
datasheet frame

Archived Files

Abstract Saved from Date Saved File Size Type Download
SCART type connection to TV - Video signal pattern generator or video source (VCR, Sat Receiver, etc.) - +5V power supply The connection diagram (see Figure 1) shows how the evaluation board must 5730-08.EPS Figure 1 : STV5730 STV5730 Evaluation Connection Diagram STV5730 STV5730 - OSD CHIP QUICK EVALUATION GUIDE 2/13 5730-09.EPS Figure 2 : STV5730 STV5730 Evaluation Board Diagram STV5730 STV5730 - OSD CHIP QUICK EVALUATION STV5730 STV5730 PC control executable file .EXE. At this point, if any PC interface connection errors are
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/1113-v1.htm
STMicroelectronics 25/05/2000 28.62 Kb HTM 1113-v1.htm
SCART type connection to TV - Video signal pattern generator or video source (VCR, Sat Receiver, etc.) - +5V power supply The connection diagram (see Figure 1) shows how the evaluation board must be Connection Diagram STV5730 STV5730 - OSD CHIP QUICK EVALUATION GUIDE 2/13 5730-09.EPS Figure 2 : STV5730 STV5730 Evaluation Board Diagram STV5730 STV5730 - OSD CHIP QUICK EVALUATION GUIDE 3/13 Installing the Software After all the connection errors are encountered, (or the evaluation board supplies have not been set), the program will
/datasheets/files/stmicroelectronics/books/ascii/docs/1113.htm
STMicroelectronics 25/05/2000 29.79 Kb HTM 1113.htm
Television monitor (multistandard) - SCART type connection to TV - Video signal pattern generator or video source (VCR, Sat Receiver, etc.) - +5V power supply The connection diagram (see Figure 1) shows how the : STV5730 STV5730 Evaluation Connection Diagram STV5730 STV5730 - OSD CHIP QUICK EVALUATION GUIDE 2/13 5730-09.EPS Figure 2 : STV5730 STV5730 Evaluation Board Diagram STV5730 STV5730 - OSD CHIP QUICK EVALUATION GUIDE 3/13 Installing the Software point, if any PC interface connection errors are encountered, (or the evaluation board supplies have not
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/1113-v2.htm
STMicroelectronics 14/06/1999 26.8 Kb HTM 1113-v2.htm
Television monitor (multistandard) - SCART type connection to TV - Video signal pattern generator or video source (VCR, Sat Receiver, etc.) - +5V power supply The connection diagram (see Figure 1) shows how the : STV5730 STV5730 Evaluation Connection Diagram STV5730 STV5730 - OSD CHIP QUICK EVALUATION GUIDE 2/13 5730-09.EPS Figure 2 : STV5730 STV5730 Evaluation Board Diagram STV5730 STV5730 - OSD CHIP QUICK EVALUATION GUIDE 3/13 Installing the Software point, if any PC interface connection errors are encountered, (or the evaluation board supplies have not
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/1113.htm
STMicroelectronics 02/04/1999 26.84 Kb HTM 1113.htm
Performance Industrial PC on a Chip 1/40 7/1/99 Figure 1. Logic Diagram n POWERFUL X86 PROCESSOR n 64-BIT 64-BIT TFT panel. The TFT interface is designed to support connection of its control signal to the PanelLink Diagram System mem External functions Internal functions I/O Ports Monitor DRAM Graphics TFT Interface x86 connection. Please refer to the pin allocation drawing for refer- ence. Due to the number of pins available ISA bus interrupt signals. They are to be encoded before connection to the STPC In- dustrial using
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/6377-v1.htm
STMicroelectronics 02/04/1999 62.7 Kb HTM 6377-v1.htm
Performance Industrial PC on a Chip 1/40 7/1/99 Figure 1. Logic Diagram n POWERFUL X86 PROCESSOR n 64-BIT 64-BIT TFT panel. The TFT interface is designed to support connection of its control signal to the PanelLink Diagram System mem External functions Internal functions I/O Ports Monitor DRAM Graphics TFT Interface x86 connection. Please refer to the pin allocation drawing for refer- ence. Due to the number of pins available ISA bus interrupt signals. They are to be encoded before connection to the STPC In- dustrial using
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/6377-v2.htm
STMicroelectronics 14/06/1999 62.67 Kb HTM 6377-v2.htm
/98 IPC 82C206 82C206 Figure 1. Logic Diagram n POWERFUL X86 PROCESSOR n 64-BIT 64-BIT 66MHz BUS INTERFACE n 64-BIT 64-BIT Diagram TV MPEG2 IDE GE PCI System mem Sound System External functions Internal functions IO Ports connection to the STPC Consumer using ISACLK and ISACLKX2 as the input selection strobes. Note that IRQ8B Request. These are the PCI bus interrupt signals. They are to be en- coded before connection to the STPC Re- quest. These are the ISA bus DMA request sig- nals. They are to be encoded before connection to
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/6376-v1.htm
STMicroelectronics 02/04/1999 62.07 Kb HTM 6376-v1.htm
[ INDUSTRIAL PC Compatible Embedded Microprocessor 1/67 13/10/00 Issue 2.1 ISA I/F Figure 1. Logic Diagram n designed to support the connection of this control signal to the PanelLink TM transmitter. The STPC connection. Please refer to the pin allocation drawing for refer- ence. Due to the number of pins available Request. These are the ISA bus interrupt signals. They are to be encoded before connection to the STPC In- be encoded before connection to the STPC Industrial using ISACLK and ISACLKX2 as the input selection
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/6377.htm
STMicroelectronics 20/10/2000 103.85 Kb HTM 6377.htm
Microprocessor 1/61 13/10/00 Issue 2.3 Figure 1. Logic Diagram n POWERFUL X86 PROCESSOR n 64-BIT 64-BIT BUS package by physical connection. Please refer to the pin alloca- tion drawing for reference. Note Interrupt Request. These are the ISA bus interrupt signals. They are to be encoded before connection to Request. These are the PCI bus interrupt signals. They are to be en- coded before connection to the STPC connection to the STPC Consumer using ISACLK and ISACLKX2 as the input selection strobes. DACK_ENC[2:0
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/6376-v3.htm
STMicroelectronics 16/10/2000 92.74 Kb HTM 6376-v3.htm
Compatible Embeded Microprocessor Issue 1.1 - October 16, 2000 1/59 Figure 0-1. Logic Diagram n POWERFUL listing of pin locations of the STPC Consumer-S package by physical connection. Note: Several the ISA bus interrupt signals. They have to be encoded before connection to the STPC Consumer-S to be encoded before connection to the STPC Consumer-S using ISACLK and ISACLKX2 as the input This output should be connected to 7407 type high voltage driver. SCL, SDA I C Interface . These
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/6834-v1.htm
STMicroelectronics 17/10/2000 99.44 Kb HTM 6834-v1.htm