500 MILLION PARTS FROM 12000 MANUFACTURERS
500 MILLION PARTS FROM 12000 MANUFACTURERS
| Part | Manufacturer | Description | Type | Ordering |
| 72T20118 | Integrated Device Technology | 128K x 20-256K x 10 TeraSync DDR FIFO, 2.5V |
51 pages, |
Original |  |
|
|||||
| Catalog Datasheet | MFG & Type | Document Tags |
| Abstract: DESCRIPTION: The IDT72T2098/72T20108/72T20118/72T20128 are exceptionally deep, extremely high speed, CMOS , be selected independent of one another. The IDT72T2098/72T20108/72T20118/72T20128 are fabricated , , x10) DATA IN (D0 - Dn) OUTPUT ENABLE (OE) IDT 72T2098 72T2098 72T20108 72T20108 72T20118 72T20128 72T20128 READ CHIP , The IDT72T2098/72T20108/72T20118/72T20128 support two different timing modes of operation: IDT , D-1. IDT72T2098 IDT72T2098, 72T20108 72T20108, 72T20118, 72T20128 72T20128 FSEL1 H L H L FSEL0 H H L L ... | Integrated Device Technology Original |
51 pages, |
IDT72T2098 IDT72T20128 IDT72T20118 IDT72T20108 20-BIT/10-BIT TEXT |
|
|||
| Abstract: RANGES DESCRIPTION: The IDT72T2098/72T20108/72T20118/72T20128 are exceptionally deep, extremely high , selected independent of one another. The IDT72T2098/72T20108/72T20118/72T20128 are fabricated using IDT , RESET (MRS) READ CLOCK (RCLK) READ ENABLE (REN) OUTPUT ENABLE (OE) IDT 72T2098 72T2098 72T20108 72T20108 72T20118 , IDT72T2098/72T20108/72T20118/72T20128 support two different timing modes of operation: IDT Standard mode or , , 72T20108 72T20108, 72T20118, 72T20128 72T20128 FSEL1 H L H L NOTES: 1. n = empty offset for PAE. 2. m = full offset for PAF ... | Integrated Device Technology Original |
51 pages, |
20-BIT/10-BIT IDT72T2098 IDT72T20108 IDT72T20118 IDT72T20128 TEXT |
|
|||
| Abstract: RANGES DESCRIPTION: The IDT72T2098/72T20108/72T20118/72T20128 are exceptionally deep, extremely high , selected independent of one another. The IDT72T2098/72T20108/72T20118/72T20128 are fabricated using IDT , RESET (MRS) READ CLOCK (RCLK) READ ENABLE (REN) OUTPUT ENABLE (OE) IDT 72T2098 72T2098 72T20108 72T20108 72T20118 , IDT72T2098/72T20108/72T20118/72T20128 support two different timing modes of operation: IDT Standard mode or , , 72T20108 72T20108, 72T20118, 72T20128 72T20128 FSEL1 H L H L NOTES: 1. n = empty offset for PAE. 2. m = full offset for PAF ... | Integrated Device Technology Original |
51 pages, |
20-BIT/10-BIT IDT72T2098 IDT72T20108 IDT72T20118 IDT72T20128 TEXT |
|
|||
| Abstract: loaded via the Serial Input DESCRIPTION: The IDT72T2098/72T20108/72T20118/72T20128 are exceptionally , be selected independent of one another. The IDT72T2098/72T20108/72T20118/72T20128 are fabricated , ) OUTPUT ENABLE (OE) IDT 72T2098 72T2098 72T20108 72T20108 72T20118 72T20128 72T20128 READ CHIP SELECT (RCS) READ SINGLE , /72T20108/72T20118/72T20128 support two different timing modes of operation: IDT Standard mode or First , Master Reset. Valid programming ranges are from 0 to D-1. IDT72T2098 IDT72T2098, 72T20108 72T20108, 72T20118, 72T20128 72T20128 ... | Integrated Device Technology Original |
51 pages, |
20-BIT/10-BIT TEXT |
|
|||
| Abstract: IDT72T2098/72T20108/72T20118/72T20128 are exceptionally deep, extremely high speed, CMOS First-In-First-Out , selected independent of one another. The IDT72T2098/72T20108/72T20118/72T20128 are fabricated using IDT , RESET (MRS) READ CLOCK (RCLK) READ ENABLE (REN) OUTPUT ENABLE (OE) IDT 72T2098 72T2098 72T20108 72T20108 72T20118 , IDT72T2098/72T20108/72T20118/72T20128 support two different timing modes of operation: IDT Standard mode or , , 72T20108 72T20108, 72T20118, 72T20128 72T20128 FSEL1 H L H L NOTES: 1. n = empty offset for PAE. 2. m = full offset for PAF ... | Integrated Device Technology Original |
50 pages, |
20-BIT/10-BIT IDT72T2098 IDT72T20108 IDT72T20118 IDT72T20128 TEXT |
|
|||
| Abstract: COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES DESCRIPTION: The IDT72T2098/72T20108/72T20118/72T20128 are , selected independent of one another. The IDT72T2098/72T20108/72T20118/72T20128 are fabricated using IDT , RESET (MRS) READ CLOCK (RCLK) READ ENABLE (REN) OUTPUT ENABLE (OE) IDT 72T2098 72T2098 72T20108 72T20108 72T20118 , IDT72T2098/72T20108/72T20118/72T20128 support two different timing modes of operation: IDT Standard mode or , , 72T20108 72T20108, 72T20118, 72T20128 72T20128 FSEL1 H L H L NOTES: 1. n = empty offset for PAE. 2. m = full offset for PAF ... | Integrated Device Technology Original |
50 pages, |
20-BIT/10-BIT IDT72T2098 IDT72T20108 IDT72T20118 IDT72T20128 TEXT |
|
|||
| Abstract: loaded via the Serial Input DESCRIPTION: The IDT72T2098/72T20108/72T20118/72T20128 are exceptionally , be selected independent of one another. The IDT72T2098/72T20108/72T20118/72T20128 are fabricated , ) OUTPUT ENABLE (OE) IDT 72T2098 72T2098 72T20108 72T20108 72T20118 72T20128 72T20128 READ CHIP SELECT (RCS) READ SINGLE , FIRST WORD FALL THROUGH (FWFT) MODE The IDT72T2098/72T20108/72T20118/72T20128 support two different , D-1. IDT72T2098 IDT72T2098, 72T20108 72T20108, 72T20118, 72T20128 72T20128 FSEL1 H L H L FSEL0 H H L L ... | Integrated Device Technology Original |
51 pages, |
IDT72T2098 IDT72T20128 IDT72T20118 IDT72T20108 20-BIT/10-BIT TEXT |
|
|||
| Abstract: /72T20108/72T20118/72T20128 are exceptionally deep, extremely high speed, CMOS First-In-First-Out (FIFO , LVTTL mode, but cannot be selected independent of one another. The IDT72T2098/72T20108/72T20118/72T20128 , 72T20108 72T20108 72T20118 72T20128 72T20128 READ CHIP SELECT (RCS) READ SINGLE DATA RATE (RSDR) (x20, x10) DATA OUT (Q0 - , /72T20108/72T20118/72T20128 support two different timing modes of operation: IDT Standard mode or First Word , , 72T20108 72T20108, 72T20118, 72T20128 72T20128 FSEL1 H L H L NOTES: 1. n = empty offset for PAE. 2. m = full offset for PAF ... | Integrated Device Technology Original |
49 pages, |
072-m 20-BIT/10-BIT IDT72T2098 IDT72T20108 IDT72T20118 IDT72T20128 TEXT |
|
|||
| Abstract: -0048-01 (Rev. 01) 07/26/01 Page 1 of 1 Refer to: QCA-1795 QCA-1795 Devices 72T2098/72T20108/72T20118/72T20128 ... | Integrated Device Technology Original |
2 pages, |
40108 40118 TEXT |
|
|||
| Abstract: /72T20118/72T20128 are exceptionally deep, extremely high speed, CMOS First-In-First-Out (FIFO) memories , be selected independent of one another. The IDT72T2098/72T20108/72T20118/72T20128 are fabricated , ) OUTPUT ENABLE (OE) IDT 72T2098 72T2098 72T20108 72T20108 72T20118 72T20128 72T20128 READ CHIP SELECT (RCS) READ SINGLE , FIRST WORD FALL THROUGH (FWFT) MODE The IDT72T2098/72T20108/72T20118/72T20128 support two different , D-1. IDT72T2098 IDT72T2098, 72T20108 72T20108, 72T20118, 72T20128 72T20128 FSEL1 H L H L FSEL0 H H L L ... | Integrated Device Technology Original |
51 pages, |
IDT72T2098 IDT72T20128 IDT72T20118 IDT72T20108 20-BIT/10-BIT TEXT |
|
|||
| Abstract: IDT72T2098/72T20108/72T20118/72T20128 are exceptionally deep, extremely high speed, CMOS First-In-First-Out , be selected independent of one another. The IDT72T2098/72T20108/72T20118/72T20128 are fabricated , , x10) DATA IN (D0 - Dn) OUTPUT ENABLE (OE) IDT 72T2098 72T2098 72T20108 72T20108 72T20118 72T20128 72T20128 READ CHIP , (FWFT) MODE The IDT72T2098/72T20108/72T20118/72T20128 support two different timing modes of operation , D-1. IDT72T2098 IDT72T2098, 72T20108 72T20108, 72T20118, 72T20128 72T20128 FSEL1 H L H L FSEL0 H H L L ... | Integrated Device Technology Original |
51 pages, |
Q11-R14 IDT72T2098 IDT72T20128 IDT72T20118 IDT72T20108 D13-T6 20-BIT/10-BIT TEXT |
|
|||