500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
LTC1272-5CCSW#TR Linear Technology LTC1272 - 12-Bit, 3µs, 250kHz Sampling A/D Converter; Package: SO; Pins: 24; Temperature: Commercial visit Linear Technology - Now Part of Analog Devices
LTC1272-5ACSW#PBF Linear Technology LTC1272 - 12-Bit, 3µs, 250kHz Sampling A/D Converter; Package: SO; Pins: 24; Temperature: Commercial visit Linear Technology - Now Part of Analog Devices
LTC1272-5ACSW#TR Linear Technology LTC1272 - 12-Bit, 3µs, 250kHz Sampling A/D Converter; Package: SO; Pins: 24; Temperature: Commercial visit Linear Technology - Now Part of Analog Devices
LTC1272-5ACSW#TRPBF Linear Technology LTC1272 - 12-Bit, 3µs, 250kHz Sampling A/D Converter; Package: SO; Pins: 24; Temperature: Commercial visit Linear Technology - Now Part of Analog Devices
LTC1272-5CCSW Linear Technology LTC1272 - 12-Bit, 3µs, 250kHz Sampling A/D Converter; Package: SO; Pins: 24; Temperature: Commercial visit Linear Technology - Now Part of Analog Devices
LTC1272-5ACSW Linear Technology LTC1272 - 12-Bit, 3µs, 250kHz Sampling A/D Converter; Package: SO; Pins: 24; Temperature: Commercial visit Linear Technology - Now Part of Analog Devices

555-timer 250khz

Catalog Datasheet MFG & Type PDF Document Tags

MN63112S

Abstract: 555 Timer Mos Other MOS LSIs Panasonic MN63112S 2K-Bit EEPROM â  Overview The MN63112S is a 2K-bit EEPROM supporting serial I/O and operating on a single power supply with a voltage between 1.8 and 5.5 V. It provides the following pins for easy interfacing to microprocessors or microcontrollers: chip select (CS), serial clock (SK), data input (DI), and data output (DO). It includes a built-in timer for , ,H 0.8 x Vcc Vcc +0.3 3.0 Vcc +0.3 V Vcc power supply current (during operation) Icc SK=250kHz â
-
OCR Scan
555 Timer Mos D15-D0

SM59R04A2

Abstract: WDT Application Note WDT 1 SM59R04A2/SM59R03A2/SM59R02A2 2 WDT(Watchdog Timer) 2.1 WDT MCU 250KHz RC 2.2 WDT WDT WDT WDTE(WTC[5]) WDT WDT WDT WDT WDTE(WTC[5 , counter WDTF "1" MCU WDTF "0" 2.8 WDT reset time WDTCLK = 250KHz 2 WDTM Watchdog reset , 16 32 64 128 256 512 1024 2048 4096 8192 16384 32768 Time period @ 250KHz 1.02ms , 2WDTM Fig. Watchdog timer block diagram 3 WDT Mnemonic TAKEY WDTC WDTK Description
SyncMOS Technologies
Original
SM59R04A2 250KH ISSFA-0147

24X2 LCD

Abstract: TC202A or fosc=250kHz However, when frequency changes, execution time also changes Ex If fcp or fosc is 270kHz, ?*sn 40^ s * - ^ ¡ p = 37MS Executed Time (max.) fosc=250KHz 1 64mS 1 64mS 40nS 40nS 40^S 40|iS
-
OCR Scan
24X2 LCD TC202A 16x1 LC display 16X2 LCD TIMING CHARACTERISTICS 16X2 LCD CHARACTER CODE TC162C

AN6076

Abstract: RD1056 that provides three functions: voltage supervision, watchdog timer, and reset generator. ProcessorPM , to digitally select the watchdog timer delay period from 500ms, 2s, 10s, and 1 minute. All device , (-5%) supply rail monitor ­ Three user-selectable voltage monitors · Watchdog timer with selectable , manual reset input · Watchdog timer trigger input Functional Description This design has two output functions: reset generation and watchdog timer. The behavior of these two outputs is controlled by the
Lattice Semiconductor
Original
RD1056 AN6076 PAC-POWR605 POWR605-4- PM-POWR605 1-800-LATTICE

delay timer circuit diagram

Abstract: on delay timer circuit diagram timer values for these devices range from 32 µs to 524.3 ms. All the timers use a 250kHz clock , Introduction The timer circuits within the various Power Manager devices are designed to provide an , milliseconds and up to two seconds in the second-generation devices. The timer circuits are digital counters , specified in this application note all timer accuracy descriptions are based on the timer circuits independently of the clock reference. Clock reference inaccuracy should be added to the timer inaccuracy to
Lattice Semiconductor
Original
delay timer circuit diagram on delay timer circuit diagram timer circuits POWR604 PAC-POWR1208 PAC-POWR1208P1 PAC-POWR604 PAC-POWR1220AT8 PAC-POWR1014

16 pin diagram of lcd display 16x2

Abstract: lcd 16x2 instruction set VOH-VOL ( VIL Command Instructions Instruction Code Description Executed Time (max.) fosc=250KHz , Counter, used for both DDRAM and CGRAM Invalid fcp or fosc=250kHz However, when frequency changes, time
-
OCR Scan
16 pin diagram of lcd display 16x2 lcd 16x2 instruction set 24 pin diagram of lcd display 16x2 16x4 LCD ddram STN negative Blue 16X2 lcd display TC162F

assembly instruction 3063

Abstract: d44x , 250kHz Programmable clock frequency Programmable timer pre-scaler External clock support , on the internal oscillator frequency of 250kHz. Figure 5. Clock and Timer Block Timer1 Internal OSC 250kHz Timer Prescaler (Time Out Range) Timer2 CLK PLD Clock Prescaler Table 2 , chosen. The Timer Clock Pre-Scaler divides the internal 250kHz oscillator (or external clock, if , 131.072 ms 131.072 ms 262.144 ms 262.144 ms 524.288 ms 1. Timer values based on 250kHz clock
Lattice Semiconductor
Original
assembly instruction 3063 d44x assembly instruction 3008 PAC-POWR604-01T44I PAC-PWR604
Abstract: generator, 250kHz Programmable clock frequency Programmable timer pre-scaler External clock support , internal oscillator frequency of 250kHz. Figure 5. Clock and Timer Block Timer1 Timer Prescaler (Time Out , programmable value chosen. The Timer Clock Pre-Scaler divides the internal 250kHz oscillator (or external clock , Comparator Outputs COMP1 COMP2 COMP3 COMP4 COMP5 COMP6 IN1 IN2 IN3 IN4 RESET 5 Digital Inputs 250kHz , Supply Current Conditions Internal Clock = 250kHz Min. - Typ. 5 Max. 10 Units mA Reference Symbol Lattice Semiconductor
Original
01XX44X PAC-POWR604-01T44E

DS1032

Abstract: assembly instruction 3063 . Clock and Timer Block Timer1 Internal OSC 250kHz Timer Prescaler (Time Out Range) Timer2 , 250kHz. This main signal is then fed to the PLD clock pre-scaler and also the Timer Clock pre-scaler , 262.144 ms 524.288 ms 1. Timer values based on 250kHz clock. For design entry, the user can select , configurations. Embedded Oscillator Built-in clock generator, 250kHz Programmable clock frequency Programmable timer pre-scaler External clock support Programmable Open-Drain Outputs · Four digital
Lattice Semiconductor
Original
DS1032 PACPOWR604 76PPM

BB 2793

Abstract: clock generator, 250kHz Programmable clock frequency Programmable timer pre-scaler External clock , on the internal oscillator frequency of 250kHz. Figure 5. Clock and Timer Block Timer1 Internal OSC 250kHz Timer Prescaler (Time Out Range) Timer2 CLK PLD Clock Prescaler Table 2 , chosen. The Timer Clock Pre-Scaler divides the internal 250kHz oscillator (or external clock, if , 131.072 ms 131.072 ms 262.144 ms 262.144 ms 524.288 ms 1. Timer values based on 250kHz clock
Lattice Semiconductor
Original
BB 2793 PAC-POWR604-01TN44I PAC-POWR604-01TN44E

DS1032

Abstract: POWR604 . Clock and Timer Block Timer1 Internal OSC 250kHz Timer Prescaler (Time Out Range) A D LL , pre-scaler and also the Timer Clock pre-scaler (Figure 2-5). For the PLD Clock, the main 250kHz oscillator , threshold values as well as I/O configurations. Embedded Oscillator Built-in clock generator, 250kHz Programmable clock frequency Programmable timer pre-scaler External clock support Programmable Open-Drain , Macrocell GLB IN1 IN2 IN3 IN4 RESET 5 Digital Inputs 4 250kHz Internal OSC 2
Lattice Semiconductor
Original

E2CMOS

Abstract: sec c 5088 clock generator, 250kHz Programmable clock frequency Programmable timer pre-scaler External clock , on the internal oscillator frequency of 250kHz. Figure 5. Clock and Timer Block Timer1 Internal OSC 250kHz Timer Prescaler (Time Out Range) Timer2 CLK PLD Clock Prescaler Table 2 , chosen. The Timer Clock Pre-Scaler divides the internal 250kHz oscillator (or external clock, if , 131.072 ms 131.072 ms 262.144 ms 262.144 ms 524.288 ms 1. Timer values based on 250kHz clock
Lattice Semiconductor
Original
E2CMOS sec c 5088

S 1854

Abstract: EIGHT MOSFET ARRAY frequency of 250kHz. Figure 5. Clock and Timer Block Timer1 Timer2 Internal OSC 250kHz Timer Prescaler , also the Timer Clock pre-scaler (Figure 5). For the PLD Clock, the main 250kHz oscillator is divided , 32.768 ms 65.536 ms 131.072 ms 262.144 ms 524.288 ms 1. Timer values based on 250kHz clock. ÷8 31.2 , , 3.3V, 5V · Other user-defined voltages possible · · · · Built-in clock generator, 250kHz Programmable clock frequency Programmable timer pre-scaler External clock support VDD VDDINP HVOUT1 HVOUT2 HVOUT3
Lattice Semiconductor
Original
S 1854 EIGHT MOSFET ARRAY 4466 8 pin mosfet pin voltage PAC-POWR1208-01T44I VMON12 VMON11 VMON10

MAX8535EUA

Abstract: C1608X7R1H103K to set the charge-pump frequency to 250kHz. Removing the shunt from JU1 leaves the TIMER pin , all connections are completed: 1) Verify that a shunt is connected across pins 1 and 2 of JU1 (TIMER function set to 250kHz). 2) Connect the positive terminal of a 12V power supply to the PS_OUT+ banana , determined by the charge-pump frequency programmed by the TIMER pin. The input impedance of the measuring , . MAX8535 Evaluation Kit SHUNT LOCATION TIMER PIN 1 and 2 Connected to ground
Maxim Integrated Products
Original
MAX8535EVKIT C1608X7R1H103K UMK107B103KZ C1608X7R1H104K UMK107BJ104KA C2012X7R1C105K MAX8535EUA FDB7045L

UMK107

Abstract: C1608X7R1H103K R7 to set the charge-pump frequency to 250kHz. Removing the shunt from JU1 leaves the TIMER pin , all connections are completed: 1) Verify that a shunt is connected across pins 1 and 2 of JU1 (TIMER function set to 250kHz). 2) Connect the positive terminal of a 5V power supply to the PS_OUT+ banana jack , MAX8536 Evaluation Kit TIMER The MAX8536 controller features a dual-purpose TIMER input , provides a 3-pin jumper (JU1) to configure the TIMER pin. Place a shunt across pins 2 and 3 of JU1 to
Maxim Integrated Products
Original
MAX8536EVKIT UMK107 MAX8536EUA

6CV1000AX

Abstract: C1608X7R1A105K completed: 1) Verify that a shunt is connected across jumpers JU1 and JU2 (TIMER function set to 250kHz). , frequency programmed to 250kHz, blank time = 8.2ms Floating (connected to the TIMER PC pad*) Normal , the TIMER pin. TIMER The MAX8555A controller features a dual-purpose TIMER input that sets the , , JU1 and JU2, to configure the TIMER pin. Place a shunt across jumper JU1 or JU2 to connect the TIMER pin to ground through resistor R7 or R15 to set the charge-pump frequency to 250kHz. Removing the
Maxim Integrated Products
Original
MAX8555AEVKIT 6CV1000AX C1608X7R1A105K UMK107B102KZ

max8356

Abstract: across pins 1-2 of jumper JU1 (TIMER function set to 250kHz). 2) Connect the positive terminal of a 5V , connect the TIMER pin to ground through R7 to set the charge-pump frequency to 250kHz. Removing the , charge-pump frequency that is programmed by the TIMER pin. The input impedance of the measuring instrument , . TIMER The IC controller features a dual-purpose TIMER input that sets the charge-pump frequency or functions as a logic enabler. The EV kit circuit provides a 3-pin jumper (JU1) to configure the TIMER pin
Maxim Integrated Products
Original
max8356 FDB8030L

7803 3V 1A positive voltage regulator

Abstract: gyrometer operation. If the fault persists, an adjustable timer sets the time limit to ensure the MOSFET stays within its operating limits before the load is disconnected and the system is shut down. The timer capacitor is charged with a current proportional to the voltage drop, Vds. For an overcurrent fault, the timer , MOSFET than would a fixed timer interval, allowing the user to size the MOSFET accordingly. LT4356 , Range: 4V to 80V .Reverse Input Protection to ­60V .Low 7µA Shutdown Current .Adjustable Fault Timer
Linear Technology
Original
7803 3V 1A positive voltage regulator gyrometer fog gyro lt3992 Rockwell Collins transceiver 2x160 BP10217 D-85737 D-59387 D-73230 I-20041 SE-164
Abstract: current VS 18V (outputs ON) VS 18V (outputs OFF) VCC =5V VDD =5V fCLK=0Hz VDD =5V fCLK=250kHz 5 mA , off status delay time IQ = 1A 3) IQ = 1A 3) fCLK = 250kHz DC = 50% fCLK = 250kHz DC = 50% 0.5 , with a 1MHz clock, synchronized with the external 250kHz clock. For requested precision of the output current the ratio between the frequencies of the input signal and the external 250kHz clock has to be , of the input cycle. The output period is 64 times the clock period. With a clock frequency of 250kHz STMicroelectronics
Original
L9352 SO-36 L9352PD L9352-DIE1 99AT0060 PSO36MEC

PB9C

Abstract: explores the "long timer" features of the Platform Manager. The Platform Manager architecture expands the timer functionality beyond the abilities of the Power Manager II devices by increasing both the number , building very long delays, a prescaled, CPLD clock signal is brought out from a timer (Timer4), through , signal. This configuration allows for timer delays from seconds, minutes, or even hours. Note that , provide delays of 32us to ~2sec. In addition to the slower Timer4 output clock source, the 250kHz CPLDCLK
Lattice Semiconductor
Original
PB9C RD1079 LPTM10-12107
Showing first 20 results.