NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: (4 bits) Bank 1 register_address (3 bits) Microprocessor Interface Bank 2 Bank 3 , GPIO banks. Back-end Interface General I/O (4 bits) Common Microprocessor Interface Various , generate an interrupt to the microprocessor. When the bit in this register is set to `0', the , corresponding bit in the interrupt mask register must be set to `1' by the microprocessor. The microprocessor , well by the microprocessor. The corresponding bit in the interrupt polarity register indicates the ... | Original |
9 pages, |
LFXP2-5E5TN144C LC4256ZE RD1065 LFXP2-5E-5TN144C LCMXO640C-3T100C 8 bit microprocessor using vhdl 4 bit microprocessor using vhdl RD1065 abstract |
|
|||
| Abstract: Ample design flexibility using control signals and VHDL generics · Verified functionality and , synthesizes into an OR2C/2T08A OR2C/2T08A. When implemented using a -4 speed ORCA FPGA, the core meets the 50 MHz , Access Interface ATM Layer Function Programmable HEC generation · . . . 8/16-bit bus , parallel or serial microprocessor interface Standards Compliance · ATM Forum UTOPIA Level 1 Version , timeto-market with ATM functions · Lower development cost through design reuse · VHDL source code ... | Original |
2 pages, |
4 bit Microprocessor VHDl code atm source code Exemplar Logic 16 bit data bus using vhdl parallel interface vhdl vhdl code for phy interface vhdl code 16 bit microprocessor 8 bit microprocessor using vhdl ATM-UTOPIA-Master-Core 16bit microprocessor using vhdl datasheet abstract |
|
|||
| Abstract: Intel 8243 device Five 4-bit peripheral ports: P20, P40, P50, P60, P70 Two control signals: CS, PROG Four programming modes for peripherals (three write and read modes) 4-bit bidirectional system data bus with standard microprocessor interface controls Pinout Table 1: Core Signal Pinout Name , 4-bit bidirectional port contains the address and control bits on a high-to-low transition of the PROG , operation." Bidirectional" 4-bit bidirectional I/O ports. Could be programmed as the input (during the ... | Original |
3 pages, |
vhdl code download P20-P23 8243 vhdl code 4 bit microprocessor VHDL Bidirectional Bus intel 8243 4 bit microprocessor using vhdl 4 bit Microprocessor VHDl code datasheet abstract |
|
|||
| Abstract: using 7-bit addresses and providing random reads cycles only. Typically, serial EEPROMs are programmed , microprocessor during power-up. This design is implemented in Verilog and VHDL. Lattice design tools are used , Diagram Microprocessor Read Cycle The microprocessor reads the status register. Bit 1 is set , Semiconductor Figure 4. Microprocessor Read Cycle Timing Diagram I2C Device Address Write Cycle An I2C , and utilization may vary. 4. Performance and utilization characteristics are generated using ... | Original |
9 pages, |
RD1006 NM24C16 LFXP2-5E-5M132C LC4256ZE 5TN100C 4000ZE FPGA with i2c eeprom 8 bit microprocessor using vhdl RD1006 abstract |
|
|||
| Abstract: VMON Fault Memory Map Bit Arrangement Byte Address Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 , erase command. At this time the microprocessor will also set the MEM CLR status bit so the reference , >70 19 N/A fMAX (MHz)4 1. Performance and utilization characteristics are generated using , Three-Wire Power Supply Fault Logging Using Lattice Programmable Logic June 2010 Reference Design RD1062 RD1062 Introduction For systems using microprocessors or computers there are usually numerous ... | Original |
6 pages, |
POWR1014A LatticeXP25 RD1062 RD1062 abstract |
|
|||
| Abstract: bit initializes a count operation using clkdiv[3:0]. After detecting the low going edge on the start , This application note provides a functional description of VHDL and Verilog source code for a UART. , discussed. To obtain the VHDL (or Verilog) source code described in this document, go to section VHDL (or , communication over serial communication links as RS232 RS232. The reference VHDL and Verilog code implements a UART , are a microprocessor interface, double buffering of tranmitter data, frame generation, parity ... | Original |
4 pages, |
verilog code parity verilog code for uart verilog code for shift register vhdl code for rs232 bit parity receiver vhdl code for rs232 interface vhdl code for uart parallel to serial conversion verilog design of UART by using verilog verilog code for uart communication interface of rs232 to UART in VHDL vhdl code for 8 bit register XAPP341 XAPP341 abstract |
|
|||
| Abstract: The Flash memory controller reference design is implemented in VHDL using Lattice's ispLEVER® design , number of address bits to be used in the design. The VHDL code can then be compiled using the ispLEVER , Using a Lattice CPLD and Flash Memory to Configure an SRAM-Based FPGA October 2003 Reference , incorporating a microprocessor or host computer system, configuration data may be stored on a system's local , configurations, or systems that do not have microprocessor resources readily available, a dedicated serial PROM ... | Original |
4 pages, |
microcontroller using vhdl intel microprocessor 32 bit pin diagram 16bit microprocessor using vhdl vhdl code for memory controller vhdl code for n bit generic counter flash memory vhdl code ORCA fpga vhdl code up down counter vhdl code for multiplexer 32 to 1 RD1017 RD1017 abstract |
|
|||
| Abstract: cost through design reuse s VHDL* source code for easy design integration s ORCA®-specific optimization tailor-made for high performance s Ample design flexibility using control signals and VHDL , transfer. The core synthesizes into an OR2C/2T08A OR2C/2T08A. When implemented using a 4 speed ORCA FPGA, the core , TxClav - Direct status - Multiplexed status polling s 8-/16-bit bus width s Programmable , serial microprocessor interface PHY Continuous round-robin polling of programmable range of ... | Original |
2 pages, |
vhdl code for phy interface vhdl code 8 bit microprocessor 16 bit data bus using vhdl 16bit microprocessor using vhdl 4 bit microprocessor using vhdl datasheet abstract |
|
|||
| Abstract: peripherals. V8-uRISC 8-bit RISC Microprocessor RESET SET_P[7:4] CLR_P[7:4] OP_DCD OPCODE DECODE , V8-uRISC 8-bit RISC Microprocessor February 8, 1998 Product Specification AllianceCORETM , opcodes, 4 addressing modes, 2 user defined opcodes 8-bit ALU 64K byte addressing capability Two banks , embedded application General Description The V8-uRISC 8-bit RISC microprocessor is a general purpose , Status Register (PSR) Bit Name 7 P7 6 P6 5 P5 4 P4 3 I 2 1 0 N ... | Original |
6 pages, |
V8-uRISC vhdl code 16 bit processor 16bit microprocessor using vhdl 16 BIT ALU design with verilog code 16 BIT ALU design with verilog hdl code verilog code for ALU "8 bit RISC Microprocessor" verilog code for ALU implementation verilog code 16 bit processor 4 bit risc processor using vhdl verilog code 16 bit UP COUNTER XC4000E XC4013E-1 XC4000E abstract |
|
|||
| Abstract: Description Q Register The C2901 C2901 4-bit microprocessor slice core is a cascadable ALU intended for use , Port RAM ODecode The internal memory is a 4-bit by 16 deep Dual Port RAM. It is addressed for , and uses them to control the 4-bit R and S buses. These buses get loaded with the outputs of the , 4-bit Data width or greater · Bi-directional pins as in the original AM2901 AM2901 device OEN Please , C2901 C2901 Microprocessor Slice January 10, 2000 Product Specification AllianceCORETM Facts Core ... | Original |
4 pages, |
XC4000XL 32 bit alu using vhdl ALU Verilog AM2901 3 bit alu using verilog hdl dual port ram C2901 basic microprocessor block diagram amd 2901 pinout diagram 32 BIT ALU design with vhdl 8 BIT ALU design with verilog am 2901 verilog amd 2901 verilog C2901 abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| Description The C2901 C2901 C2901 C2901 4-bit microprocessor slice core is a cascadable ALU intended for use in CPUs, peripheral . Dual Port RAM The internal memory is a 4-bit by 16 Dual Port RAM. It is addressed for writing by the B sections. Core Modifications The C2901 C2901 C2901 C2901 core can be customized to include: 4-bit Data width or greater Core documentation Design File Formats .ngo, .XNF Netlist; VHDL Source RTL available extra Constraint Files .ncf Verification Tool Testbench, vectors Schematic Symbols None Evaluation Model VHDL behavioral www.datasheetarchive.com/download/55018419-977412ZC/rp069e2.zip (c2901.pdf) |
Xilinx | 22/02/2000 | 3361.97 Kb | ZIP | rp069e2.zip |
| Microprocessor Support Controller Block Diagram X8801 X8801 X8801 X8801 DI[7:0] DO[7:0] P2I[7:4] P2O[7:4] PZHNOE_L P2I[3:0] P2O[3 /O functions. Port 2 has handshake capability and can be used to handle bytes or nibbles (4 bits). Table 1 /data lines interface to lower 8-bits of microprocessor's multi- plexed address/data bus. CLK Input System asynchronous communications interface for 5-, 6-, 7-, or 8-bit characters, 0.75, 1, 1.5, or 2 stop bits, and parity generation • On-board baud rate generator programmable for 13 common baud rates up to 19.2 K bits www.datasheetarchive.com/download/55018419-977412ZC/rp069e2.zip (mds_xf8256.pdf) |
Xilinx | 22/02/2000 | 3361.97 Kb | ZIP | rp069e2.zip |
| bits can be implemented most efficiently in XC4000E XC4000E XC4000E XC4000E Select-RAM. Using Linear Feedback Shift-Register (LFSR) counters to address the RAM makes the design even simpler. This application note describes 4 additonal data on using Select-RAM(tm). Interfacing XC6200 XC6200 XC6200 XC6200 To Microprocessors (TMS320C50 TMS320C50 TMS320C50 TMS320C50 .g. low pass) and a sample rate of 5.44 mega-samples per second or 784 MIPS using an XC4000-4 device : Maximum Logic Gates, Maximum Memory Bits, and Typical Gate Range. The methodology used to determine www.datasheetarchive.com/files/xilinx/weblinx/apps/fpga-v1.htm |
Xilinx | 25/09/1996 | 10.88 Kb | HTM | fpga-v1.htm |
| Bus Interfaces PCI Bus 32-bit Master/Target Rev. 2.1 interface in Verilog or VHDL. Supports . 16-word by 32-bit transfer buffer of size 2K to 4K; address and data parity generation and checking bit data paths. 4,000 ATM Broadband Cell Delineation Building Block Supports 1.544 Mbit development ASIC prototyping using multiple Xilinx FPGAs Small scale manufacturing these projects the PCI Bus interface was developed using Hardware Design Language (HDL) to allow www.datasheetarchive.com/files/xilinx/weblinx/products/logicore/alliance/logicinn/logicinn.htm |
Xilinx | 14/04/1997 | 8.63 Kb | HTM | logicinn.htm |
| Filename: ACPIC_EN Printed : 27.2.2002 Novodvorska 994, 142 21 Praha 4, Czech Republic Tel. (+420 @asicentrum.cz = = = = = = = = = = = = = = = = = = = = = = www.asicentrum.com ACPIC IP CORE PIC16C55 PIC16C55 PIC16C55 PIC16C55 - 8BIT MICROCONTROLLER BASIC PARAMETERS Equivalent to PIC16C55 PIC16C55 PIC16C55 PIC16C55 Microchip device • Up to 512 instructions in ROM • 12-bit wide instructions • 8-bit • synchronous watchdog reset via WDT_IN pad • 20 I/O pins Enhancements and differences • 8-bit programmable real time clock/counter with 8-bit programmable prescaler • modularity and configurability of core www.datasheetarchive.com/download/55995411-94709ZC/acpicds.zip (Acpicds.pdf) |
EM Microelectronics | 17/09/2002 | 506.48 Kb | ZIP | acpicds.zip |
| with most microprocessor families • Direct bit set/reset capability easing control application interface Applications • Embedded Microprocessor Control General Description The XF8255 XF8255 XF8255 XF8255 Programmable are 8 bits wide and Port C is split into upper and lower halves of 4 bits each. Port A, Port B, Port C ). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit microprocessors. It has 24 I/O pins which may be individually programmed in two groups of 12 and used in three www.datasheetarchive.com/download/55018419-977412ZC/rp069e2.zip (xf8255.pdf) |
Xilinx | 22/02/2000 | 3361.97 Kb | ZIP | rp069e2.zip |
| ) with a simplified, synchronous local bus interface. 16-word by 32-bit transfer buffer of size 2K to 4K . Supports variable ATM cell length of up to 64 bytes, and both 8 and 16 bit data paths. 4,000 ATM using Xilinx FPGAs Design experience and expertise includes: Set-top boxes for cable and interface. In these projects the PCI Bus interface was developed using Hardware Design Language (HDL) to . These products are available as source code in VHDL or Verilog format, or object code in device www.datasheetarchive.com/files/xilinx/docs/wcd0000d/wcd00d82-v1.htm |
Xilinx | 17/07/1998 | 10.89 Kb | HTM | wcd00d82-v1.htm |
| ) with a simplified, synchronous local bus interface. 16-word by 32-bit transfer buffer of size 2K to 4K . Supports variable ATM cell length of up to 64 bytes, and both 8 and 16 bit data paths. 4,000 ATM using Xilinx FPGAs Design experience and expertise includes: Set-top boxes for cable and interface. In these projects the PCI Bus interface was developed using Hardware Design Language (HDL) to . These products are available as source code in VHDL or Verilog format, or object code in device www.datasheetarchive.com/files/xilinx/docs/wcd00010/wcd01040.htm |
Xilinx | 16/02/1999 | 10.98 Kb | HTM | wcd01040.htm |
| microprocessor to indepen- dently write to either the upper or lower 4-bit nibbles. Display Control The Display together with the external data bus buffers makes up the microprocessor interface. The 8-bit data out- put bus, DBO[7:0], provides data from the core during microprocessor read cycles. And the 8-bit input data DBO[7:0]. Control Registers Eight control registers can be written by the microprocessor using the simply a 4-bit binary counter. The least significant two bits of the counter are decoded to a 1 of 4 scan www.datasheetarchive.com/download/55018419-977412ZC/rp069e2.zip (mds_xf8279.pdf) |
Xilinx | 22/02/2000 | 3361.97 Kb | ZIP | rp069e2.zip |
| / Embedded Arrays Industrial Control Imaging High Rel Microprocessor MARC4 4-bit can be designed using industry standard CAE tools for schematics, VHDL and Verilog on a PC, Sun and HP Control AVR 8-Bit RISC Biometrics Bluetooth TM Solutions CCD Image Sensors , distributed 10 ns FreeRAM without using valuable logic resources. Structured logic functions, including variable array multipliers, can be implemented directly in core cells without using any bussing resources www.datasheetarchive.com/files/atmel/atmel/prod3.htm-v1.bak |
Atmel | 07/05/2002 | 28.59 Kb | BAK | prod3.htm-v1.bak |