500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Direct from the Manufacturer

Part Manufacturer Description PDF & SAMPLES
MSP430F5526IYFFR Texas Instruments 16-Bit Ultra-Low-Power Microcontroller, 96KB Flash, 6KB RAM, USB, 12Bit ADC, 2 USCIs, 32Bit HW MPY 64-DSBGA
MSP430F5514IZQER Texas Instruments 16-Bit Ultra-Low-Power Microcontroller, USB, 64KB Flash, 4KB RAM, 2 USCIs, 32Bit HW MPY 80-BGA MICROSTAR JUNIOR -40 to 85
MSP430F5514IZQE Texas Instruments 16-Bit Ultra-Low-Power Microcontroller, USB, 64KB Flash, 4KB RAM, 2 USCIs, 32Bit HW MPY 80-BGA MICROSTAR JUNIOR -40 to 85
MSP430F5514IRGCT Texas Instruments 16-Bit Ultra-Low-Power Microcontroller, USB, 64KB Flash, 4KB RAM, 2 USCIs, 32Bit HW MPY 64-VQFN -40 to 85
MSP430F5514IRGCR Texas Instruments 16-Bit Ultra-Low-Power Microcontroller, USB, 64KB Flash, 4KB RAM, 2 USCIs, 32Bit HW MPY 64-VQFN -40 to 85
MSP430F5515IPN Texas Instruments 16-Bit Ultra-Low-Power Microcontroller, USB, 64KB Flash, 4KB RAM, 2 USCIs, 32Bit HW MPY 80-LQFP -40 to 85

32bits

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: Accelerators During the traditional rendering process pixel data is maintained in the graphics pipeline at 32-bits , framebuffer. If the s framebuffer is 16-bit, the pixel data is truncated from 32-bits to 16-bits with a , and Shade 32-bits colour value 32-bits colour value 32-bits colour value BLEND 32-bits result CLAMP Frame buffer colour (16-bits) BLEND 32-bits result CLAMP Frame buffer colour (16-bits) BLEND 32-bits result CLAMP Final frame buffer colour (16- bits) This results in visual artifacts STMicroelectronics
Original
PowerVR kyro dithering framebuffer
Abstract: address of the table. 32-bits Offset 0x00 0x0 0x20 0x04 0x0 0x20 0x08 x1 x2 , for a compare as shown below. 32-bits Contents of word addressed by r7 x11 x12 evlwhou r8,0(r7) x12 x11 upper 32-bits lower 32-bits 64-bit register r8 32-bits input Contents of r4 (x input value) evmergelo r4,r4,r4 Input Input upper 32-bits lower 32-bits 64 , lower 32-bits of r4 with the maximum x value which is in the lower 32-bits of r8. If the input is Freescale Semiconductor
Original
MPC5500 AN3288/D
Abstract: Preliminary HY5V72D(L/S)M(P) Series 4Banks x4M x 32bits Synchronous DRAM Document Title 4Bank x 4M x 32bits Synchronous DRAM Revision History Revision No. History Draft Date Remark , (P) Series 4Banks x4M x 32bits Synchronous DRAM DESCRIPTION The HY5V72D(L/S)M series is a 536,870 , . 0.2 / May. 2004 2 Preliminary HY5V72D(L/S)M(P) Series 4Banks x 4M x 32bits Synchronous DRAM , 4 5 TOP View 6 3 Preliminary HY5V72D(L/S)M(P) Series 4Banks x 4M x 32bits Hynix Semiconductor
Original
4banks A10/AP
Abstract: 3 Table Of Contents Case for 32-bits 256Mb (8Mx32 , MPMC_DY_EXTENDED_MODE_REGISTER_ADDRESS_VALUE . 9 1 Samsung Electronics Co; LTD 4 1 Case for 32-bits , , `MPMC.h'. As an example, sequences to calculate these register configuration values of 32-bits, 256Mb , 10 1600 64Mx8 DDP(1CS) 13 11 1800 64Mb 32bits 2Mx32 Mono 11 8 5300 , 10 5880 The value for 32-bits 512Mb (8Mx32, Mono) is not defined in Table 2.1 because it didn't Samsung Electronics
Original
PL172 20C200 8Mx32 831000 4Mx16 flash 4mx32 20C400
Abstract: Preliminary HY5Y7A2DLM-HF 4Banks x 4M x 32bits Synchronous DRAM Document Title 4Bank x 4M x 32bits Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 , 32bits Synchronous DRAM DESCRIPTION The Hynix Mobile SDR is suited for non-PC application which use the , x 32bits Synchronous DRAM Ball CONFIGURALATION 1 2 3 A DQ26 DQ24 B DQ28 C , . 0.1 / Feb. 2004 4 5 TOP View 6 3 Preliminary HY5Y7A2DLM-HF 4Banks x 4M x 32bits Hynix Semiconductor
Original
Abstract: .53 10.8.1. Port MIB Counter 1 Register (RX Counter) (32-bits) .54 10.8.2. Port MIB Counter 2 Register (TX Counter) (32-bits , +n).83 12.2.2. 0x0727~073EH: Port MIB Counter 2 Register (TX Counter) (32-bits) .83 12.2.3. 0x0741~0758H: Port MIB Counter 3 Register (Diagnostic Counter) (32-bits Realtek Semiconductor
Original
RTL8324 RTL8324-LF 24-PORT 10/100M JATR-1076-21 PQFP-128
Abstract: Preliminary HY5Y7A2DLF-HF 4Banks x 4M x 32bits Synchronous DRAM Document Title 4Bank x 4M x 32bits Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 , 32bits Synchronous DRAM DESCRIPTION The Hynix Low Power SDRAM is suited for non-PC application which , implied. Rev. 0.1 / Feb. 2004 2 Preliminary HY5Y7A2DLF-HF 4Banks x 4M x 32bits Synchronous DRAM , View 6 3 Preliminary HY5Y7A2DLF-HF 4Banks x 4M x 32bits Synchronous DRAM PAD FUNCTION Hynix Semiconductor
Original
Abstract: Preliminary HY5Y7A2DLM-HF 4Banks x 4M x 32bits Synchronous DRAM Document Title 4Bank x 4M x 32bits Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 , patent licenses are implied. Rev. 0.1 / Feb. 2004 1 Preliminary HY5Y7A2DLM-HF 4Banks x 4M x 32bits , . 2004 2 Preliminary HY5Y7A2DLM-HF 4Banks x 4M x 32bits Synchronous DRAM Ball CONFIGURALATION 1 , Preliminary HY5Y7A2DLM-HF 4Banks x 4M x 32bits Synchronous DRAM PAD FUNCTION DESCRIPTIONS SYMBOL TYPE Hynix Semiconductor
Original
Abstract: HY57V643220D(L/S)T(P)-xI Series 4Banks x 512K x 32bits Synchronous DRAM Document Title 4Bank x 512K x 32bits Synchronous DRAM Revision History Revision No. History Draft Date Remark , implied. Rev. 0.3 / Sep. 2004 1 HY57V643220D(L/S)T(P)-xI Series 4Banks x 512K x 32bits Synchronous , . Rev. 0.3 / Sep. 2004 2 HY57V643220D(L/S)T(P)-xI Series 4Banks x 512K x 32bits Synchronous DRAM , VDDQ DQ26 DQ25 VSSQ DQ24 VSS 3 HY57V643220D(L/S)T(P)-xI Series 4Banks x 512K x 32bits Realtek Semiconductor
Original
realtek 8192 rtl8326 RTL8316 realtek 8151 0x8899 realtek Lot Code RTL8326 10/100/1000M 530-ASS-P004
Abstract: HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM Document Title 4Bank x 512K x 32bits Synchronous DRAM Revision History Revision No. History Draft Date Remark , HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM DESCRIPTION The Hynix HY57V643220D(L/S , HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM 86PIN TSOP II CONFIGURATION VDD DQ0 , HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM Pin FUNCTION DESCRIPTIONS Pin Pin Hynix Semiconductor
Original
Abstract: .48 10.8.1. Port MIB Counter 1 Register (RX Counter) (32-bits) .49 10.8.2. Port MIB Counter 2 Register (TX Counter) (32-bits , +n).78 12.2.2. 0x0727~073EH: Port MIB Counter 2 Register (TX Counter) (32-bits) .78 12.2.3. 0x0741~0758H: Port MIB Counter 3 Register (Diagnostic Counter) (32-bits Hynix Semiconductor
Original
Abstract: Preliminary HY57V643220D(L/S)T(P)-xI Series 4Banks x 512K x 32bits Synchronous DRAM Document Title 4Bank x 512K x 32bits Synchronous DRAM Revision History Revision No. History Draft Date , (L/S)T(P)-xI Series 4Banks x 512K x 32bits Synchronous DRAM DESCRIPTION The Hynix HY57V643220D(L/S , (L/S)T(P)-xI Series 4Banks x 512K x 32bits Synchronous DRAM 86PIN TSOP II CONFIGURATION VDD DQ0 , Preliminary HY57V643220D(L/S)T(P)-xI Series 4Banks x 512K x 32bits Synchronous DRAM Pin FUNCTION Realtek Semiconductor
Original
REALTEK 1186 RTL8208B RTL8324B realtek 8111 ethernet programming PQFP-128 footprint 0x0005
Abstract: HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM Document Title 4Bank x 512K x 32bits Synchronous DRAM Revision History Revision No. History Draft Date Remark , HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM DESCRIPTION The Hynix HY57V643220D(L/S , HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM 86PIN TSOP II CONFIGURATION VDD DQ0 , HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM Pin FUNCTION DESCRIPTIONS Pin Pin Hynix Semiconductor
Original
Abstract: HY57V643220D(L/S)T(P)-xI Series 4Banks x 512K x 32bits Synchronous DRAM Document Title 4Bank x 512K x 32bits Synchronous DRAM Revision History Revision No. History 0.1 Initial Draft , 2004 1 HY57V643220D(L/S)T(P)-xI Series 4Banks x 512K x 32bits Synchronous DRAM DESCRIPTION The , / July 2004 2 HY57V643220D(L/S)T(P)-xI Series 4Banks x 512K x 32bits Synchronous DRAM 86PIN TSOP , VDDQ DQ26 DQ25 VSSQ DQ24 VSS 3 HY57V643220D(L/S)T(P)-xI Series 4Banks x 512K x 32bits Hynix Semiconductor
Original
Abstract: where each bit represents 8-bits of the 32-bits of data that is valid. tx_sof_n O 1 , tx_src_rdy_n are asserted Low (ready to transmit and accept data). The header is eight 32-bits of data. The , Buffer Descriptor (BD) fields. This includes the next destination pointer address (32-bits), current buffer address (32-bits), current buffer length (32-bits), control/status flags (32-bits) and four 32-bits , four 32-bits of application data. The payload starts transmitting to the user logic when tx_sop_n is Hynix Semiconductor
Original
Abstract: HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM Document Title 4Bank x 512K x 32bits Synchronous DRAM Revision History Revision No. History Draft Date Remark , . Rev. 0.3 / Sep. 2004 1 HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM , . 2004 2 HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM 86PIN TSOP II , DQ24 VSS 3 HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM Pin Xilinx
Original
XAPP1126 ML507 PPC440 x112 LocalLink X11261 UART16550 PPC440MC X1126 UG200 UG443
Abstract: HY57V643220D(L/S)T(P)-xI Series 4Banks x 512K x 32bits Synchronous DRAM Document Title 4Bank x 512K x 32bits Synchronous DRAM Revision History Revision No. History Draft Date Remark , . 2005 1 HY57V643220D(L/S)T(P)-xI Series 4Banks x 512K x 32bits Synchronous DRAM DESCRIPTION The , . 2005 2 HY57V643220D(L/S)T(P)-xI Series 4Banks x 512K x 32bits Synchronous DRAM 86PIN TSOP II , DQ24 VSS 3 HY57V643220D(L/S)T(P)-xI Series 4Banks x 512K x 32bits Synchronous DRAM Pin Hynix Semiconductor
Original
Abstract: Preliminary HY5V52(L)F(P) Series 4Banks x 2M x 32bits Synchronous DRAM Document Title 4Bank x 2M x 32bits Synchronous DRAM Revision History Revision No. History Draft Date Remark , 4Banks x 2M x 32bits Synchronous DRAM DESCRIPTION The Hynix HY5V52(L)F(P) series is a 268,435,456bit , licenses are implied. Rev. 0.1 / June. 2004 2 Preliminary HY5V52(L)F(P) Series 4Banks x 2M x 32bits , 4 5 TOP View 6 3 Preliminary HY5V52(L)F(P) Series 4Banks x 2M x 32bits Hynix Semiconductor
Original
Abstract: Preliminary HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM Document Title 4Bank x 512K x 32bits Synchronous DRAM Revision History Revision No. History Draft Date , (L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM DESCRIPTION The Hynix HY57V643220D(L/S)T , Preliminary HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM 86PIN TSOP II , DQ24 VSS 3 Preliminary HY57V643220D(L/S)T(P) Series 4Banks x 512K x 32bits Synchronous DRAM Hynix Semiconductor
Original
HY5V52F
Abstract: 32-bits of Power-on STRAPS to be readback in NB_STRAPS_READBACK_DATA. NB_STRAPS_READBACK_DATA - R Hynix Semiconductor
Original
HY57V643220 hy57v643220dt
Abstract: Description of Functions 1. The arguments are as follows: ER0: Set the upper 32-bits of the minuend , set here as an output argument. ER1: Set the lower 32-bits of the minuend (unsigned, 64 bits) as an , argument. ER2: Set the upper 32-bits of the subtrahend (unsigned, 64 bits) as an input argument. ER3: Set the lower 32-bits of the subtrahend (unsigned, 64 bits) as an input argument. C flag (CCR): indicates Renesas Technology
Original
SH7000 302E 313E ADDU64 REJ06B0202-0100O/R
Abstract: are always 32-bits wide (data access or program fetch) PRGW pin 810000h IOSTRB EXTERNAL Advanced Micro Devices
Original
990FX amd northbridge chipset RX98 RD980 northbridge controller used in cpu RD990 990FX/990X/970 990FX-990X-970 P90RX PRBS10
Abstract: the upper 32-bits of the minuend (unsigned, 64 bits) as an input argument. The upper 32 bits of the difference (unsigned, 64 bits) are also set here as an output argument. ER1: Set the lower 32-bits of the , ) are also set here as an output argument. ER2: Set the upper 32-bits of the subtrahend (unsigned, 64 bits) as an input argument. ER3: Set the lower 32-bits of the subtrahend (unsigned, 64 bits) as an Advanced Micro Devices
Original
RS690 RS690M radeon 7500 radeon igp 1012 RS690MC ATI RS690 CRT03 CRT04 CRT05 CRT06 CRT07
Abstract: 32-bits registers (ERn). Note: The function of R7 as the lower 16 bits of the stack pointer (SP) is Intel
Original
asus motherboard circuit diagram intel MOTHERBOARD SERVICE MANUAL P1263 SuperSpeed USB 3.0 to Serial ATA Bridge E3800 IRQ15 IRQ14 IRQ12 IRQ11 IRQ10
Abstract: figure 1.3, general registers can be used as the lower 16 bits of 32-bits registers (ERn). Note: The Advanced Micro Devices
Original
sem 2106 SR5690 Northbridge Southbridge 5650 ati ACC MICRO 2178 SR5690/5670/5650
Abstract: Accelerators During the traditional rendering process pixel data is maintained in the graphics pipeline at 32-bits , framebuffer. If the s framebuffer is 16-bit, the pixel data is truncated from 32-bits to 16-bits with a , and Shade 32-bits colour value 32-bits colour value 32-bits colour value BLEND 32-bits result CLAMP Frame buffer colour (16-bits) BLEND 32-bits result CLAMP Frame buffer colour (16-bits) BLEND 32-bits result CLAMP Final frame buffer colour (16- bits) This results in visual artifacts Renesas Technology
Original
1E20 H8/300H REJ06B0057-0200/R
Abstract: figure 1.3, general registers can be used as the lower 16 bits of 32-bits registers (ERn). Note: The Texas Instruments
Original
TMS320C32 65530 TMS320C30 SPRA040A 27FFF 43FFF 87FFF 10FFFF
Showing first 20 results.