NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: position EEPROM q MONOS EEPROM Process q 2kbytes (H8/3166 H8/3166); 4kbytes (H8/3161 H8/3161) q 256bytes Extra q , internal operation frequency. Operating Temperature Range E-EEPROM 256bytes H8/3161 H8/3161 256bytes H8/3166 H8/3166 ... | Original |
2 pages, |
3161 H8/3161 H8/3166 H8/3161 abstract |
|
|||
| Abstract: Package Support Products 8K ROM 256-Bytes RAM 32 I/O Lines 2 Counter/Timers Dedicated Row , Direct Drive LED Pins Power-On Reset (POR ) 4K ROM 256-Bytes RAM 32 I/O Lines 2 Counter/Timers ... | Original |
1 pages, |
Z86K15 Z86E23 Z86C15 Z08614 datasheet abstract |
|
|||
| Abstract: 10% 256-bytes 10 ms AT29LV040 AT29LV040 3B 3.3V ± 0.3V 512-bytes 20 ms AT29LV040A AT29LV040A C4 3.3V ± 0.3V 256-bytes 20 ms AT29BV040 AT29BV040 3B 3.0V ± 10% 512-bytes 20 ms AT29BV040A AT29BV040A C4 3.0V ± 10% 256-bytes 20 ms Programming Demonstration Software Description The , 64K x 16 26 512 128-words 20 ms AT29C020 AT29C020 256K x 8 DA 1024 256-bytes 10 ms AT29LV020 AT29LV020 256K x 8 BA 1024 256-bytes 20 ms AT29BV020 AT29BV020 256K x 8 BA ... | Original |
11 pages, |
89c51 flash programming 89C51 pinout FEATURES OF microcontroller 89C51 29c040 29LV040A AT29 Flash Family AT89C51 microcontroller ASSEMBLY LANGUAGE FOR AT89C51 Atmel 89C51 microcontroller 29LV040 89c51 c programming codes 89C51 EXTERNAL RAM AT29CXXX AT29LVXXX AT29CXXX abstract |
|
|||
| Abstract: individual sectors, each 256bytes. Using the software data protection feature, byte loads are used to enter the 256-bytes of a sector to be programmed. The AT29LV040A AT29LV040A can only be programmed or reprogrammed , Latches for 256-Bytes Two 16 KB Boot Blocks with Lockout Fast Sector Program Cycle Time - 20 ms Max. , Reprogramming the AT29LV040A AT29LV040A is performed on a sector basis; 256-bytes of data are loaded into the device and then simultaneously programmed. During a reprogram cycle, the address locations and 256-bytes of data ... | Original |
10 pages, |
AT29LV040A-25 AT29LV040A-20TI AT29LV040A-20TC AT29LV040A-20 AT29LV040A AT29LV040A abstract |
|
|||
| Abstract: 256bytes (AE330 AE330), 512bytes (AE340 AE340), 512bytes (AE350 AE350) Extra q Easy EEPMOV write by single instruction q , supply q 4.5V to 5.5V q 2.7V to 3.3V EEPROM Clock Frequency Range E-EEPROM 256bytes AE330 AE330 ... | Original |
2 pages, |
smartcard hitachi Sim card diagram AE350 AE340 AE3 hitachi smartcard sim card chips AE330 sim AE330 AE330 abstract |
|
|||
| Abstract: memory Internal 256Bytes embedded data FLASH memory Internal 64KBytes embedded SRAM Internal 32KBytes ... | Original |
2 pages, |
RS422 TCP rs 485 WIZ108SR 8051 tcp ip W7100 WIZ108SR-EVB RS485 INTERFACE WITH 8051 RS-422 RS-485 WIZ108SR-EVB abstract |
|
|||
| Abstract: Internal 256Bytes embedded data FLASH memory Internal 64KBytes embedded SRAM Internal 32KBytes memory for ... | Original |
2 pages, |
WIZ107SR-EVB WIZ107SR W7100 serial communication in 8051 8051 simple program RS232 RS-232C WIZ107SR-EVB abstract |
|
|||
| Abstract: PRELIMINARY W78C516 W78C516 8-BIT MICROCONTROLLER GENERAL DESCRIPTION The W78C516 W78C516 is a derivative of the W78C52 W78C52 microcontroller family that provides extended internal ROM. The chip has 64K bytes of mask ROM and 256 bytes of RAM. This device provides an enhanced architecture that makes it more powerful and suitable for a variety of applications for general control systems. It provides on-chip 64KB mask ROM to accommodate large program codes, 256-bytes of non-volatile on-chip RAM, four 8-bit I/O ports, one 4-bit I/O ... | Original |
1 pages, |
W78C52 W78C516 W78C516 abstract |
|
|||
| Abstract: Latches for 256-Bytes Internal Control Timer • Fast Write Cycle Time Page Write Cycle Time -10 ms Maximum , components. The device contains a 256-byte page register to allow writing of up to 256-bytes simultaneously. During a write cycle, the address and 1 to 256-bytes of data are internally latched, freeing the address , The device also includes an extra 256-bytes of E2PROM for device identification or tracking. Block , polling operation. PAGE WRITE: The page write operation of the AT28C040 AT28C040 allows 1 to 256-bytes of data to ... | OCR Scan |
11 pages, |
AT28C040 datasheet abstract |
|
|||
| Abstract: (256 bytes/sector) Internal Address and Data Latches for 256-Bytes Internal Program Control and Timer , reading from an EPROM. Reprogramming the AT29C040A AT29C040A is performed on a sector basis; 256-bytes of data are , , the address locations and 256bytes of data are internally latched, freeing the address and data bus , BYTE LOAD: Byte loads are used to enter the 256bytes of a sector to be programmed or the software codes , data is latched by the first rising edge of CE or WE. The 256-bytes of data must be loaded into each ... | Original |
11 pages, |
AT29C040A-20 AT29C040A-12 AT29C040A-12TI AT29C040A-15 AT29C040A-15PC AT29C040A-15TC AT29C040A AT29C040A-12PC AT29C040A-15TI AT29C040A-12TC data sheet AT29C040A abstract |
|
|||
| Abstract: Application Notes TITLE: EM61002 EM61002 Memory Reservation Notes number : REVISED DATE : REVISED VERSION : APPLY TO CHIPS : APPLY TO SOFTWARE : AP-EM61-0002E-V1 AP-EM61-0002E-V1 7,DEC, 2001 1.0 EM61002 EM61002 2.0 In EM61002 EM61002, parts of the program/voice memory area have been reserved for testing purpose. Reserved area of program memory area The upper 1K word of program memory has been reserved for testing. That is, address 0x1C00~0x1FFF (page 7) are reserved and user can not use it. Program memory ... | Original |
1 pages, |
EM61002 ap-em61 0X00FF AP-EM61-0002E-V1 EM61002 abstract |
|
|||
| Abstract: WT6702F WT6702F General Description The WT6702F WT6702F is a microcontroller for system power manager with 1)Turbo 6051 compatible {3T) CPU, 2) 8K bytes flash memory, 31 256 bytes SRAM, 41 2 PWMs, 5) DP MS detector, 6) 6051 2 timers and UART. 7) Three Slave IIC interface, 3) 4 channel 3-bit f\JD converter, 9} Real Time Clock. 10) watch-dog timer. 11} Embedded ISP, 12) Power down mode. 13) Embedded ICE mode. Features Embedded turbo 6051 CPU •Normal operation mode : 12 MHz, 2 M Hz •Stand by mode ; 32KHz 'In ... | OCR Scan |
1 pages, |
WT6702F WT6702F abstract |
|
|||
| Abstract: WT6511 WT6511 General Description The WT6511 WT6511 is a single Micro-controller chip used for Universal Serial Bus (USB) keyboard applications. It inciudes an 6-bit 6502 CPU cone, 256 bytes SRAM, BK bytes MASK ROM, 30-36 Programmable I/O with built-in pull-up resistors and interrupt capability (8 with high drive capability up to 16mA). Features B-bit 6502 CPU with 3Mhz operating frequency 6lWHz crystal oscillator 256 bytes SRAM 8K bytes MASK ROM 30-36 programmable I/O (Package Dependant) pins wilh inter ... | OCR Scan |
1 pages, |
crystal 3mhz CPU 6502 WT6511 6502 CPU WT6511 abstract |
|
|||
| Abstract: WT6512F WT6512F General Description The WT6512F WT6512F is a sing I s chip micro-controller for Universal Serial Bus (USB) low speed HID applications; it includes an 6-bits 650? CPU core, 256 bytes SRAM. 3K bytes Flash ROW memory, 30 programmable I/O with built-in pull-up resistors and interrupt capability, 4 oulput with high drive capability up Eo 10mA. 1.2 Features a-brt 6502 CPU with 3Mhz operating frequency elMHz crystal oscillator 256 bytes SRAM 6K bytes Flash ROM memory 30 programmable I/O (pacAag ... | OCR Scan |
1 pages, |
WT6512F WT6512F abstract |
|
|||
| Abstract: WT6512 WT6512 General Description The WT6512 WT6512 is a single chip micro-controller for Universal Serial Bus (USB) low speed HID applications; it includes an 8-bits 6502 CPU core, 256 bytes SRAM. SK bytes Mask ROM memory, 30 programmable I/O with built-in pull-up resistors and Interrupt capability, 4 output with high drive capability up to 10mA, Features 8-bit 6502 CPU with 3Mhz operating frequency 6MHz crystal oscillator 256 bytes SRAM 8K bytes Mask ROM memory programmable I/O (package-dependant) p ... | OCR Scan |
1 pages, |
WT6512 WT6512 abstract |
|
|||
| Abstract: WT65F1 WT65F1 General Description The WT65F1 WT65F1 is single chip Micro-controller for Universal Serial Sus (USB) keyboard applications. It includes an S-bil 6502 CPU core, 256 bytes SRAM. BK bytes FLASH memory, 30-36 Programmable I/O with built-in pull-up resistors and interrupt capability (8 with high drive capability up to 16mA). Features B-bit 6502 CPU with 3MHz operating frequency 6MHz crystal oscillator 256 bytes SRAM 8K bytes Flash ROM 30-36 programmable I/O (Package Dependant) pins wi!h interrup ... | OCR Scan |
1 pages, |
WT65F1 CPU 6502 6502 CPU 6502 crystal 3mhz WT65F1 abstract |
|
|||
| Abstract: Mass Storage Bus Interface Zilog SuperintegrationTM Pr oducts Guide PCMCIA Bus Z16017 Z16017 Block Diagram Address Decoder Window Decoder Five Configuration Registers Peripheral PCMCIA Bus Bus Peripheral Bus I/F (16-Bit) Address Decoder Window Decoder Five Configuration Registers Peripheral PCMCIA Bus Bus Peripheral Bus I/F (16-Bit) Attribute Memory (256 Bytes) Attribute Memory (256 Bytes) Local Bus DMA Logic Interface Logic Interface ... | Original |
1 pages, |
z53c8003fsc Z16017 vqfp package pinout Z16017 abstract |
|
|||
| Abstract: ESMT 8Mb parallel Flash compatibility Density Vender Part No. Supply voltage Program (compatibility) Erase (compatibility) Remark 8Mb (512Kx1 6/1Mx8) Parallel Flash ESMT F49L800A F49L800A 2.7~3.6V Byte/Word program Chip/Sector (8K,4K,4K,16K,32K*15) words erase 100% drop in replace SST SST39LF080/80 SST39LF080/80 0 SST39VF080/08 SST39VF080/08 8/800 2.7~3.6V Word program Chip/Block(32K) / Sector(2K) words erase 100% drop in replace Spansion S29AL008 S29AL008 2 ... | Original |
2 pages, |
F49L160A SST25LF040A SST25VF016 sst25vf080 SST39VF160 F25L004A Bytes MX29LV160 MX25L1605 AT25F4096 MX25L8005 M29W160 s29al016 s29al008 F49L800A F49L800A abstract |
|
|||
| Abstract: FIRST DEVICE TO INTEGRATE POTENTIOMETERS AND EEPROM MEMORY Ideal for Pluggable Optical Transceiver Modules The DS1845 DS1845 gives the pluggable transceiver module designer everything in one small package. The device combines two potentiometers and 256 bytes of EEPROM memory. Solid-state potentiometers are used to control bias and modulation currents, providing a cleaner, more reliable solution than a mechanical potentiometer. During manufacturing, the potentiometers can be programmed electronic ... | Original |
1 pages, |
DS1845-010 pot 10k DS1845-100 DS1845-050 DS1845 datasheet 50K potentiometer potentiometer 100k 16-Ball 50K potentiometer potentiometer 10k 10K potentiometer DS1845 abstract |
|
|||
| Abstract: The Low Power Analog Solution MCP2200 MCP2200 Status: In Production The MCP2200 MCP2200 is a USB-to-UART serial converter which enables USB connectivity in application that have a UART interface. The device reduces external components by integrating the USB termination resistors. The MCP2200 MCP2200 also has 256-bytes of integrated user EEPROM. The MCP2200 MCP2200 has eight general purpose input / output pins. Four of the pins have alternate functions to indicate USB and communication status. Parameter Name USB Speed ... | Original |
1 pages, |
MCP2200 MCP2200 abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| 256 Bytes 256 Bytes $9.43 9 256 Bytes 256 Bytes $5.14 5 256 Bytes 256 Bytes $10.35 10 256 Bytes 256 Bytes $12.85 12 8 256 Bytes 256 Bytes 256+2k www.datasheetarchive.com/download/48776716-21757ZC/48.xml |
Analog Devices | 05/06/2003 | 9.79 Kb | XML | 48.xml |
| be set to greater than 256 bytes? Record #5125 Product Problem Title: LogiCORE PCI: Can the I/O space in the PCI core be set to greater than 256 bytes PCI Core to greater than 256 Bytes ? Solution 1: Yes. In the logiCORE interface the I using the powerPC processors. Never set this to greater than 256 bytes for x86 based systems Xilinx Answer #5125 : LogiCORE PCI: Can the I/O space in the PCI core be set to greater than 256 www.datasheetarchive.com/files/xilinx/docs/rp00018/rp0184e.htm |
Xilinx | 29/02/2000 | 4.1 Kb | HTM | rp0184e.htm |
| core be set to greater than 256 bytes? /O space in the PCI core be set to greater than 256 bytes? Record CORE PCI32 PCI32 PCI32 PCI32 4000/Spartan (v2.0.x): Can the I/O space in the PCI core be set to greater than 256 bytes? Problem Description: Keywords: io, i/o, pci, space, 256, bytes Urgency: Standard General Description: Can we set the I/O space in our PCI Core to greater than 256 Bytes ? Solution 1: Yes www.datasheetarchive.com/files/xilinx/docs/wcd0004a/wcd04a2f.htm |
Xilinx | 16/02/1999 | 3.68 Kb | HTM | wcd04a2f.htm |
| through the extension code. At the moment the compiler expects this to be AT LEAST 256bytes. It 256bytes @ above the "true sl". The 256byte stack guard should be large enough @ to www.datasheetarchive.com/download/46713865-484035ZC/gnu_tsc.bz2 |
Motorola | 16/02/2000 | 22032.79 Kb | BZ2 | gnu_tsc.bz2 |
| Register be set to > 256 bytes on an x86 processor? Record #3543 /O Base Address Register be set to > 256 bytes on an x86 processor? Problem Description 't an I/O Base Address Register be set to > 256 bytes? on an x86 processo r? Solution 1 k space is "aliased" or repeated 64 times. The first 256 bytes of this 1K was used by the PC solution was to use one of the 63 256 byte aliases. So to prevent I/O space conflicts, only the first 256 www.datasheetarchive.com/files/xilinx/docs/wcd0004a/wcd04a17.htm |
Xilinx | 16/02/1999 | 4.38 Kb | HTM | wcd04a17.htm |
| (SMD) 256 Byte - 1 3 8 Bit No SAB 80C535-16-N-T40/85 80C535-16-N-T40/85 80C535-16-N-T40/85 80C535-16-N-T40/85 Y Y Y ACMOS N 16 MHz -40 - +85 Grad C N P-LCC-68 P-LCC-68 P-LCC-68 P-LCC-68 (SMD) 256 Byte - 1 3 8 Bit No SAB 80C535-20-N 80C535-20-N 80C535-20-N 80C535-20-N Y Y Y ACMOS N 20 MHz 0 - +70 Grad C N P-LCC-68 P-LCC-68 P-LCC-68 P-LCC-68 (SMD) 256 Byte - 1 3 8 Bit Yes SAB 80C535-M 80C535-M 80C535-M 80C535-M Y Y Y ACMOS N 12 MHz 0 - +70 Grad C N P-MQFP-80 P-MQFP-80 P-MQFP-80 P-MQFP-80 (SMD) 256 Byte - 1 3 8 Bit Yes SAB 80C535-M-T40/85 80C535-M-T40/85 80C535-M-T40/85 80C535-M-T40/85 Y Y Y ACMOS N 12 MHz -40 - +85 Grad C N P-MQFP-80 P-MQFP-80 P-MQFP-80 P-MQFP-80 (SMD) 256 Byte - 1 3 8 Bit Yes SAB 80C535-N 80C535-N 80C535-N 80C535-N Y Y Y ACMOS N 12 MHz 0 - +70 Grad C N P-LCC-68 P-LCC-68 P-LCC-68 P-LCC-68 (SMD www.datasheetarchive.com/files/infineon/wwwinf~1.com/produc~1/param~48.htm |
Infineon | 19/10/2000 | 19.57 Kb | HTM | param~48.htm |
| Xilinx Answer #3543 : LogiCORE PCI: Why can't an I/O Base Address Register be set to > 256 bytes Register be set to > 256 bytes on an x86 processor? Record #3543 Problem Title: LogiCORE PCI: Why can't an I/O Base Address Register be set to > 256 bytes on an x86 I/O Base Address Register be set to > 256 bytes? on an x86 processor? Solution 1 1k space is "aliased" or repeated 64 times. The first 256 bytes of this 1K was used by the PC www.datasheetarchive.com/files/xilinx/docs/rp00014/rp014cc.htm |
Xilinx | 29/02/2000 | 4.91 Kb | HTM | rp014cc.htm |
| No SAB C511A-RN C511A-RN C511A-RN C511A-RN N N N CMOS N 12 MHz 0 - +70 Grad C N P-LCC-44 P-LCC-44 P-LCC-44 P-LCC-44 (SMD) 256 Byte 4 kByte 1 2 8 Bit No SAB C513-1RN C513-1RN C513-1RN C513-1RN N N N CMOS N 12 MHz 0 - +70 Grad C N P-LCC-44 P-LCC-44 P-LCC-44 P-LCC-44 (SMD) 256 Byte 8 kByte 2 3 8 Bit No SAB C513A-2RM C513A-2RM C513A-2RM C513A-2RM N N N CMOS N 12 MHz 0 - +70 Grad C N P-MQFP-44 P-MQFP-44 P-MQFP-44 P-MQFP-44 (SMD) 256 Byte 16 kByte 2 3 8 Bit No SAB C513A-2RN C513A-2RN C513A-2RN C513A-2RN N N N CMOS N 12 MHz 0 - +70 Grad C N P-LCC-44 P-LCC-44 P-LCC-44 P-LCC-44 (SMD) 256 Byte 16 kByte 2 3 8 Bit No -LM N N N CMOS N 12 MHz 0 - +70 Grad C N P-MQFP-44 P-MQFP-44 P-MQFP-44 P-MQFP-44 (SMD) 256 Byte - 2 3 8 Bit No SAB C513A-LN C513A-LN C513A-LN C513A-LN N N N www.datasheetarchive.com/files/infineon/wwwinf~1.com/produc~1/param~91.htm |
Infineon | 19/10/2000 | 39.5 Kb | HTM | param~91.htm |
| No SAB C511A-RN C511A-RN C511A-RN C511A-RN N N N CMOS N 12 MHz 0 - +70 Grad C N P-LCC-44 P-LCC-44 P-LCC-44 P-LCC-44 (SMD) 256 Byte 4 kByte 1 2 8 Bit No SAB C513-1RN C513-1RN C513-1RN C513-1RN N N N CMOS N 12 MHz 0 - +70 Grad C N P-LCC-44 P-LCC-44 P-LCC-44 P-LCC-44 (SMD) 256 Byte 8 kByte 2 3 8 Bit No SAB C513A-2RM C513A-2RM C513A-2RM C513A-2RM N N N CMOS N 12 MHz 0 - +70 Grad C N P-MQFP-44 P-MQFP-44 P-MQFP-44 P-MQFP-44 (SMD) 256 Byte 16 kByte 2 3 8 Bit No SAB C513A-2RN C513A-2RN C513A-2RN C513A-2RN N N N CMOS N 12 MHz 0 - +70 Grad C N P-LCC-44 P-LCC-44 P-LCC-44 P-LCC-44 (SMD) 256 Byte 16 kByte 2 3 8 Bit No -LM N N N CMOS N 12 MHz 0 - +70 Grad C N P-MQFP-44 P-MQFP-44 P-MQFP-44 P-MQFP-44 (SMD) 256 Byte - 2 3 8 Bit No SAB C513A-LN C513A-LN C513A-LN C513A-LN N N N www.datasheetarchive.com/files/infineon/wwwinf~1.com/produc~1/param~28.htm |
Infineon | 19/10/2000 | 39.5 Kb | HTM | param~28.htm |
| - - - - - - - - - - - - - - No SAB C501G-1E24N C501G-1E24N C501G-1E24N C501G-1E24N N N N CMOS N 24 MHz 0 - +70 Grad C N P-LCC-44 P-LCC-44 P-LCC-44 P-LCC-44 (SMD) 256 Byte 8 kByte 1 3 8 Bit No SAB C501G-1E24P C501G-1E24P C501G-1E24P C501G-1E24P N N N CMOS N 24 MHz 0 - +70 Grad C N P-DIP-40 P-DIP-40 P-DIP-40 P-DIP-40 256 Byte 8 kByte 1 3 8 Bit No SAB C501G-1EN C501G-1EN C501G-1EN C501G-1EN N N N CMOS N 12 MHz 0 - +70 Grad C N P-LCC-44 P-LCC-44 P-LCC-44 P-LCC-44 (SMD) 256 Byte 8 kByte 1 3 8 Bit No SAB C501G-1EP C501G-1EP C501G-1EP C501G-1EP N N N CMOS N 12 MHz 0 - +70 Grad C N P-DIP-40 P-DIP-40 P-DIP-40 P-DIP-40 256 Byte 8 kByte 1 3 8 Bit No SAB C501G-1R24M C501G-1R24M C501G-1R24M C501G-1R24M N N N CMOS N 24 MHz 0 - +70 Grad C N P-MQFP-44 P-MQFP-44 P-MQFP-44 P-MQFP-44 (SMD) 256 Byte 8 kByte 1 3 8 Bit No SAB C www.datasheetarchive.com/files/infineon/wwwinf~1.com/produc~1/param~37.htm |
Infineon | 19/10/2000 | 50.99 Kb | HTM | param~37.htm |