NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS

Datasheet Archive - Datasheet Search Engine

 

Catalog Search Results

Catalog Datasheet Results Type PDF Document Tags
Abstract: 2A Switching Frequency 15Hz 15Hz 15Hz 15Hz 15Hz 15Hz Hysterisis 15% 15% , 8A 8A 15Hz 15Hz 15Hz 15Hz 15Hz 15Hz 15% 15% 15% 15% 15% 15% ... Original
datasheet

2 pages,
160.33 Kb

9921-2000 datasheet abstract
datasheet frame
Abstract: translated into a fractional speed from 40% to 100%. The TC65X TC65X family features a PWM frequency of 15Hz. , typical accuracy · 15Hz pulse width modulation (PWM) frequency · Shutdown mode · Built-in , 90uA 90uA PWM Frequency Typical Accuracy 15Hz 15Hz 15Hz 15Hz ±1°C ±1°C ±1°C ±1°C ... Original
datasheet

2 pages,
777.08 Kb

TC65X AN59 application of automatic fan controller brushless ACOUSTIC CONTROL noise Microchip Product Line DS00148 TC650 TC651 TC652 TC653 AN58 AUTOMATIC cooling fan control TC65X abstract
datasheet frame
Abstract: OKR/()/+ / OK,: , OKR5m8m ,NPN 10.30V /10.30Vdc+20.260Vac : : 10.30Vdc 10.30Vdc+20.260Vac 2VA 10% 250mm(8m) -25.65 : : : : 350Hz() 15Hz() IP66 5 0.34mm 2 2m 2m 4 0.14mm 2 : : : : : : : : : PVC ABS PC , 10.30Vdc+20.260Vac 2VA 10% 80mm(200cm) -25.65 10% 2% 10% 350Hz() 15Hz() IP66 5 0.34mm 2 2m 2m 4 , 10.30Vdc+20.260Vac 2VA 10% 300mm(10m) -25.65 350Hz() 15Hz() IP66 5 0.34mm 2 2m 4 0.14mm 2 2m ... Original
datasheet

3 pages,
236.75 Kb

oks relay datasheet abstract
datasheet frame
Abstract: Frequency (Max.) 15Hz 15Hz Short Circuit Protection X X Reverse Polarity Protection - - LED ... OCR Scan
datasheet

1 pages,
63.04 Kb

datasheet abstract
datasheet frame
Abstract: 6hz (flash at mute) h>led 1.5hz (flash at mute) j>led 6hz (off at mute ) l>led 1.5hz (off at mute , high_pulse d>busy high_active f>led 6hz (flash at mute) h>led 1.5hz (flash at mute) j>led 6hz (on at mute) l>led 1.5hz (on at mute) n>led 6hz (off at mute) p>led 1.5hz (off at mute) r>led dynamic 1/4 t , f>led 6hz (flash at mute) g>led 3hz (flash at mute) h>led 1.5hz (flash at mute) i>led 0.75hz (flash at mute) j>led 6hz (off at mute ) k>led 3hz (off at mute) l>led 1.5hz (off at mute ) m>led ... Original
datasheet

13 pages,
265.86 Kb

Aplus Flash AV0332C AV0632E AV0932B AV0932C AV1232D AV1832C AV2432B AV3032 AV4232 t 9436 AV033 AV0332C abstract
datasheet frame
Abstract: (1) .01mm REPEATABILITY 3-20%(10% typical) 3-20%(10% typical) 15Hz ELECTROMAGNETIC COMPATIBILITY COMPLIANCE PROTECTION IEC 15Hz 15Hz NEMA ICS5-2000 ICS5-2000 See page 6 NEMA ICS5-2000 ICS5-2000 See ... Original
datasheet

1 pages,
73.45 Kb

Crastin CJ10-30GM-WS CJ10-30GK-WO CJ-10 44087 20-250VAC CJ10-30GK-WS CJ10-30GM-WO CJ10-30GK-WO abstract
datasheet frame
Abstract: mute) g). LED 3Hz (flash at mute) g). LED 3Hz (flash at mute) h). LED 1.5Hz (flash at mute) h). LED 1.5Hz (flash at mute) i). LED 0.75Hz (flash at mute) i). LED 0.75Hz (flash at mute) j). LED 6Hz (off at mute ) k). LED 3Hz (off at mute) j). LED 6Hz (on at mute) l). LED 1.5Hz (off at mute ) l). LED 1.5Hz (on at mute) m). LED 0.75Hz (on at mute) n). LED 6Hz (off at mute) k). LED , LED 3Hz (off at mute) LED 1.5Hz (off at mute) LED 0.75Hz (off at mute) LED dynamic 1/4 LED dynamic ... Original
datasheet

13 pages,
383.6 Kb

AV2432C AV1832D AV1232E AV1232E abstract
datasheet frame
Abstract: >STOPL D>BUSYH, E>BUSYL, F>3HZ G>1.5HZ D>BUSYH, E>BUSYL, F>3HZ, G>1.5HZ H>0.75HZ, I>6HZ H>0.75HZ, I , >USED AS OPTION CONTROL INPUT A>PWM2, B>STOPH, C>STOPL D>BUSYH, E>BUSYL, F>3HZ, G>1.5HZ H>0.75HZ, I , 0.5ma,sink 10ma;3v) 6Hz, 3hz, 1.5hz, 0.75hz, DYNA1/4,2/4,3/4: LED DRIVING. (drive 0.5ma,sink 10ma;3v , IO2 PWM1 3HZ 1.5HZ 0.75HZ 6HZ LED 1/4 LED 2/4 LED 3/4 IO3 PWM2 3HZ 1.5HZ 0.75HZ 6HZ LED 2/4 LED 2/4 LED 3/4 For AV0301D AV0301D, AV0301E AV0301E: IO1 COUT ... Original
datasheet

7 pages,
222.21 Kb

APLUS AV0301C AV0301D AV0301E AV0301C abstract
datasheet frame
Abstract: ; 150kHz ~ 1.5kHz; 15kHz ~ 150Hz; 1.5kHz ~ 15Hz; 150Hz ~ 1.5Hz; 15Hz ~ 0.15Hz; 1.5Hz ~ 0.01Hz 100:1(in ... Original
datasheet

1 pages,
205.7 Kb

triangle wave application note gate or triangle wave source triangle wave triangle generator AM/FM TIME BASE GENERATOR 10HZ Frequency Generator 1KHZ 100MHz sine wave generator sine and generator and 5khz Frequency Generator 10MHz 50hz sine generator RS-232C RS-232C RS-232C abstract
datasheet frame
Abstract: - 1/1 >> >>E80>>E80>>E80>>E80 -=> >> - >>E80>>E80-A40H 2 -=> : 20-250V 40mm 2 400mA 15Hz -=> ABS IP67 1.5m 2004-6-16 ... Original
datasheet

1 pages,
134.06 Kb

datasheet abstract
datasheet frame
Abstract: - 1/1 >> >>E100>>E100>>E100>>E100 -=> >> - >>E100>>E100-W50H 2 -=> : 20-250V 50mm 2 AC:300mA DC:100mA AC:15Hz DC:25Hz -=> ABS IP67 1.5m 2004-6-16 ... Original
datasheet

1 pages,
139.16 Kb

W50H E100 datasheet abstract
datasheet frame
Abstract: SK133 SK133 SK133 SK133 : -100kPa30MPa -4085 : -4080 : -4085 : -2080±0.15%/10 0.20.5 :Exib II BT4 24V·DC; 12V·DC, 40V·DC 420mA15V 15Hz,±0.01%/g SK133L SK133L SK133T SK133T SK133F SK133F ... Original
datasheet

2 pages,
147.71 Kb

SK133L SK133F SK133 SK133 abstract
datasheet frame
Abstract: - >> >> >>E210 >>E210 -=> >> - >> E210 >> E210 -D120PK -D120PK 2 1/1 : -=> 10-30V 120mm PNP 200mA 15Hz -=> ABS IP67 1.5m 1196 2004 6 17 ... Original
datasheet

1 pages,
140.66 Kb

E210 -D120PK -D120PK abstract
datasheet frame
Abstract: - -=> >> - >>E210 >>E210M -D90NH -D90NH >> >>E210 >>E210M >> 5 1/1 : -=> 10-30V 90mm NPN 200mA 15Hz -=> ABS IP67 1.5m 1181 2004 6 16 ... Original
datasheet

1 pages,
140.42 Kb

D90NH -D90NH -D90NH abstract
datasheet frame
Abstract: - 1/1 >> >>E80>>E80>>E80>>E80 -=> >> - >>E80>>E80-A40K 2 -=> : 20-250V 40mm 2 400mA 15Hz -=> ABS IP67 1.5m 2004-6-16 ... Original
datasheet

1 pages,
134.17 Kb

datasheet abstract
datasheet frame
Abstract: - 1/1 >> >>E80>>E80M>>E80>>E80M -=> >> - >>E80>>E80M-W35H 3 -=> : 20-250V 35mm 2 AC:300mA DC:100mA AC:15Hz DC:30Hz -=> ABS IP67 1.5m 2004-6-16 ... Original
datasheet

1 pages,
135.23 Kb

datasheet abstract
datasheet frame
Abstract: - 1/1 >> >>P80>>P80>>P80>>P80 -=> >> - >>P80>>P80-W40KS 2 -=> : 20-250V 40mm 2 AC:300mA DC:100mA AC:15Hz DC:30Hz -=> ABS IP67 1.5m 2004-6-16 ... Original
datasheet

1 pages,
130.96 Kb

datasheet abstract
datasheet frame
Abstract: - 1/1 >> >>E120>>E120>>E120>>E120 -=> >> - >>E120>>E120-A60K 2 -=> : 20-250V 60mm 2 400mA 15Hz -=> ABS IP67 1.5m 2004-6-16 ... Original
datasheet

1 pages,
146.16 Kb

datasheet abstract
datasheet frame
Abstract: - >>L45-W40KS -=> >> - >>L45 >>L45>> >>L45 L45 >> L45 4 1/1 : -=> 20-250V 40mm 2 AC:300mA DC:100mA AC:15Hz DC:30Hz -=> ABS IP67 1.5m 922 2004 6 16 ... Original
datasheet

1 pages,
98.38 Kb

-W40KS -W40KS abstract
datasheet frame

Extended Electronics Archive (Experimental)

Abstract Saved from Date Saved File Size Type Download
Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer.
 
_SELECT, EXT_CLK, CLK_OUT_15HZ); input RESET; input STRTSTOP; input GSRT; input CLK_SELECT, EXT_CLK; output [9:0] TENTHSOUT; output [6:0] ONESOUT; output [6:0] TENSOUT; output CLK_OUT_15HZ; wire strtstopinv; wire clk_8m, clk_15hz; wire oscout; wire clkint; wire clkenable; wire rstint; wire [9 (.F8M(clk_8m), .F15(clk_15hz); debug_ckt DEBUG(.DEBUG_CLK_8M(clk_8m), . > ; assign CLK_OUT_15HZ = clk_15hz; endmodule //Place the Logiblox Module Declaration for Tenths
www.datasheetarchive.com/download/87884801-985620ZC/wcd00f5d.zip (STOPWATCH.V)
Xilinx 12/02/1999 1645.78 Kb ZIP wcd00f5d.zip
STD_LOGIC; CLK_OUT_15HZ : out STD_LOGIC); end stopwatch; architecture inside of stopwatch M : in STD_LOGIC; SYS_CLK_15HZ : in STD_LOGIC; GSRT : in STD 0); signal msbcnt : STD_LOGIC_VECTOR(3 downto 0); signal clk_8m : STD_LOGIC; signal clk_15hz : STD_LOGIC; begin OSCILLATOR:OSC4 port map(F8M=>clk_8m, F15=>clk_15hz); DEBUG:DEBUG_CKT port map(DEBUG_CLK_8M=>clk_8m, >, GSRT=>GSRT, EXT
www.datasheetarchive.com/download/87884801-985620ZC/wcd00f5d.zip (STOPWATCH.VHD)
Xilinx 12/02/1999 1645.78 Kb ZIP wcd00f5d.zip
//`include "/ " module watch (reset, strtstop, ext_clk, clk_select, grst, clk_out_15hz, tensout, onesout, tenthsout); input reset, strtstop; input ext_clk, clk_select, grst; output clk_out_15hz; output [6:0] onesout, tensout; output [9 ); debug_ckt DEBUGCKT (.debug_clk_8m (oscout8m), .sys_clk_15hz (oscout15 & clkenable; assign tenthsout = ~xcountout; assign strtstopinv = ~strtstop; assign clk_out_15hz = oscout15
www.datasheetarchive.com/download/758601-985631ZC/wcd00f69.zip (watch.v)
Xilinx 12/02/1999 180.79 Kb ZIP wcd00f69.zip
`include "/ " module watch (reset, strtstop, ext_clk, clk_select, grst, clk_out_15hz, tensout, onesout, tenthsout); input reset, strtstop; input ext_clk, clk_select, grst; output clk_out_15hz; output [6:0] onesout, tensout; output [9 ); debug_ckt DEBUGCKT (.debug_clk_8m (oscout8m), .sys_clk_15hz (oscout15 & clkenable; assign tenthsout = ~xcountout; assign strtstopinv = ~strtstop; assign clk_out_15hz = oscout15
www.datasheetarchive.com/download/758601-985631ZC/wcd00f69.zip (watch.v)
Xilinx 12/02/1999 180.79 Kb ZIP wcd00f69.zip
`include "/ " module watch (reset, strtstop, ext_clk, clk_select, grst, clk_out_15hz, tensout, onesout, tenthsout); input reset, strtstop; input ext_clk, clk_select, grst; output clk_out_15hz; output [6:0] onesout, tensout; output [9 ); debug_ckt DEBUGCKT (.debug_clk_8m (oscout8m), .sys_clk_15hz (oscout15 & clkenable; assign tenthsout = ~xcountout; assign strtstopinv = ~strtstop; assign clk_out_15hz = oscout15
www.datasheetarchive.com/download/758601-985631ZC/wcd00f69.zip (watch.v)
Xilinx 12/02/1999 180.79 Kb ZIP wcd00f69.zip
module debug_ckt (DEBUG_CLK_8M, SYS_CLK_15HZ, GSRT, EXT_CLK, CLK_SEL, CLK) ; input DEBUG_CLK_8M ; input SYS_CLK_15HZ ; input GSRT ; input EXT_CLK ; input CLK_SEL ; output CLK ; wire nGSRT; wire TRIG, intTRIG; wire DATA, intDATA; reg q_CLK_SEL; reg mux_out; reg CLK; assign nGSRT = !GSRT @(q_CLK_SEL or EXT_CLK or SYS_CLK_15HZ) if (q_CLK_SEL) mux_out = EXT_CLK; else mux_out = SYS_CLK_15HZ; endmodule
www.datasheetarchive.com/download/87884801-985620ZC/wcd00f5d.zip (DEBUG_CKT.V)
Xilinx 12/02/1999 1645.78 Kb ZIP wcd00f5d.zip
module watch (RESET, STRTSTOP, EXT_CLK, CLK_SELECT, GRST, CLK_OUT_15Hz, TENSOUT, ONESOUT, TENTHSOUT); input RESET, STRTSTOP; input EXT_CLK, CLK_SELECT, GRST; output CLK_OUT_15Hz; output [6:0] ONESOUT, TENSOUT; output [9:0] TENTHSOUT; wire oscout15, oscout8M, clk, clkint, clkenable ), .SYS_CLK_15Hz (oscout15), .EXT_CLK (EXT_CLK), .CLK_SELECT (CLK = ~STRTSTOP; assign CLK_OUT_15Hz = oscout15; endmodule // module tenths (CLK_EN, CLOCK, ASYNC_CTRL, Q
www.datasheetarchive.com/download/48674983-985624ZC/wcd00f61.zip (watch.v)
Xilinx 12/02/1999 929.15 Kb ZIP wcd00f61.zip
module watch (RESET, STRTSTOP, EXT_CLK, CLK_SELECT, GRST, CLK_OUT_15Hz, TENSOUT, ONESOUT, TENTHSOUT); input RESET, STRTSTOP; input EXT_CLK, CLK_SELECT, GRST; output CLK_OUT_15Hz; output [6:0] ONESOUT, TENSOUT; output [9:0] TENTHSOUT; wire oscout15, oscout8M, clk, clkint, clkenable ), .SYS_CLK_15Hz (oscout15), .EXT_CLK (EXT_CLK), .CLK_SELECT (CLK = ~STRTSTOP; assign CLK_OUT_15Hz = oscout15; endmodule // module tenths (CLK_EN, CLOCK, ASYNC_CTRL, Q
www.datasheetarchive.com/download/48674983-985624ZC/wcd00f61.zip (watch.v)
Xilinx 12/02/1999 929.15 Kb ZIP wcd00f61.zip
module watch (RESET, STRTSTOP, EXT_CLK, CLK_SELECT, GRST, CLK_OUT_15Hz, TENSOUT, ONESOUT, TENTHSOUT); input RESET, STRTSTOP; input EXT_CLK, CLK_SELECT, GRST; output CLK_OUT_15Hz; output [6:0] ONESOUT, TENSOUT; output [9:0] TENTHSOUT; wire oscout15, oscout8M, clk, clkint, clkenable ), .SYS_CLK_15Hz (oscout15), .EXT_CLK (EXT_CLK), .CLK_SELECT (CLK = ~STRTSTOP; assign CLK_OUT_15Hz = oscout15; endmodule // module tenths (CLK_EN, CLOCK, ASYNC_CTRL, Q
www.datasheetarchive.com/download/48674983-985624ZC/wcd00f61.zip (watch.v)
Xilinx 12/02/1999 929.15 Kb ZIP wcd00f61.zip
module watch (RESET, STRTSTOP, EXT_CLK, CLK_SELECT, GRST, CLK_OUT_15Hz, TENSOUT, ONESOUT, TENTHSOUT); input RESET, STRTSTOP; input EXT_CLK, CLK_SELECT, GRST; output CLK_OUT_15Hz; output [6:0] ONESOUT, TENSOUT; output [9:0] TENTHSOUT; wire oscout15, oscout8M, clk, clkint, clkenable ), .SYS_CLK_15Hz (oscout15), .EXT_CLK (EXT_CLK), .CLK_SELECT (CLK = ~STRTSTOP; assign CLK_OUT_15Hz = oscout15; endmodule module tenths (CLK_EN, CLOCK, ASYNC_CTRL, Q_OUT, TERM
www.datasheetarchive.com/download/48674983-985624ZC/wcd00f61.zip (watch.v)
Xilinx 12/02/1999 929.15 Kb ZIP wcd00f61.zip