500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
DOLPHIN-HP-ADDER Texas Instruments Individual High Power board for Dolphin Evaluation Module visit Texas Instruments
SN74F283D-00 Texas Instruments F/FAST SERIES, 4-BIT ADDER/SUBTRACTOR, PDSO16 visit Texas Instruments
SN54F283FK-00 Texas Instruments F/FAST SERIES, 4-BIT ADDER/SUBTRACTOR, CQCC20 visit Texas Instruments
SN54F283FKR Texas Instruments F/FAST SERIES, 4-BIT ADDER/SUBTRACTOR, CQCC20 visit Texas Instruments
SN74F283D-00R Texas Instruments F/FAST SERIES, 4-BIT ADDER/SUBTRACTOR, PDSO16 visit Texas Instruments
SNJ54F283FK-00 Texas Instruments F/FAST SERIES, 4-BIT ADDER/SUBTRACTOR, CQCC20 visit Texas Instruments

13-bit adder

Catalog Datasheet MFG & Type PDF Document Tags

applications of half adder

Abstract: FIR FILTER implementation xilinx 2. Word growth continues through the adder stages. While many applications required only 8 bit , essentially a 9 bit parallel adder with the carry bit passed along, and so on down the chain. Note that the , combinatorial paths limited to one CLB stage, the longest delay path is the carry propagation of the 13 bit adder. Assuming 1 nsec/bit for the 4000E-3 devices, the total delay path is 13 nsecs and the maximum , precision, processes 16 bit words. This may seem like an unfair match but there are many applications where
Xilinx
Original
applications of half adder FIR FILTER implementation xilinx 13-bit adder half adder HSP43881

3bit binary subtractor

Abstract: AN83 create an 8.5 number. Thus, you must use a 13-bit adder rather than an 11-bit adder to add the two , any carry out of the adder should be ignored. Figure 3 shows how to add two 2-bit two's complement , are the carry out of the 3-bit adder, which must be ignored. Other than the sign extension and , Integer ­2(N ­ 1) to 2(N ­ 1) ­ 1 Stores both positive and negative Requires one extra bit of , hardware. All numbers have the same exponent at any given time. Only one bit changes between
Altera
Original
3bit binary subtractor AN83 4 bit gray to binary converter circuit 4bit by 3bit binary multiplier circuit for binary to gray code converter 800-EPLD

SSM2017P

Abstract: SSM2142P ] Q BCLK + 13-BIT ADDER 27 MHz MSB SELECT K BUS WHEN K < N (MSB = 0) SELECT R BUS WHEN K > N (MSB = 1) 1 R BUS 13 M [12.0] 13 RI BUS 2 TO 1 SELECTOR K BUS 13 13-BIT LATCH + 13-BIT ADDER , 18-Bit Integrated DAC AD1859 PRODUCT OVERVIEW The AD1859 is a complete 16-/18-bit single-chip , of conventional single bit DACs is also dependent on the spectral purity of the sample and master , INTERPOLATION VARIABLE RATE INTERPOLATION VOLTAGE REFERENCE ANALOG FILTER ANALOG FILTER 16- OR 18-BIT 6
-
Original
SSM2017P SSM2142P RS-28 C2123

1859/1859/19-BK005

Abstract: Stereo, Single-Supply 18-Bit Integrated ⌺⌬ DAC AD1859 a FEATURES Complete, Low Cost , U CT OVERVIEW T he AD 1859 is a complete 16-/18-bit single-chip stereo digital audio playback , conventional single bit â'â D AC s is also dependent on the spectral purity of the sample and master , DIGITAL SUPPLY 2 AD1859 16- OR 18-BIT 6 DIGITAL DATA INPUT SERIAL DATA INTERFACE CONTROL , data per channel. C D AT A 20 I BC LK 14 I Bit clock input for input data. N eed
-
Original
1859/1859/19-BK005

SSM2142

Abstract: CL480 MPEG Video Decoder a Stereo, Single-Supply 18-Bit Integrated DAC AD1859 FEATURES Complete, Low Cost Stereo , Workstations, Computer Multimedia Products PRODUCT OVERVIEW The AD1859 is a complete 16-/18-bit , performance of conventional single bit DACs is also dependent on the spectral purity of the sample and , SUPPLY 2 AD1859 16- OR 18-BIT 6 DIGITAL DATA INPUT SERIAL DATA INTERFACE CONTROL DATA , Bit clock input for input data. Need not run continuously; may be gated or used in a burst fashion
Analog Devices
Original
SSM2142 CL480 MPEG Video Decoder C-CUBE MICROSYSTEMS CL480 AES17-1991 CL480 CL480 c-cube

SVI 3104 b

Abstract: svi 3105 ift to right A rbitrary 0- to 5-bit sh ift to right 13-bit adder + register Selects w hether to enter , odd-even mode. Input element data is a 6-bit absolute value, and the filte r coefficient is signed 7-bit , Image element output enable terminals · 8-bit and 16-bit CPU interface (coefficient setting) · Silicon , main scanning lines. Operation results are expressed by 13-bit integer tw o 's compliment. · DIV/FA , : When the carriers of all multipliers are propagated from the lowest bit to the highest bit. imm
-
OCR Scan
SVI 3104 b svi 3105 SVI 3102 b SVI 3105 B SVI 3101 b svi 3101 EK-035-8908 RF5C67
Abstract: shift to right Arbitrary 0- to 5-bit shift to right 13-bit adder + register Selects whether to enter , data is a 6-bit absolute value, and the filter coefficient is signed 7-bit absolute two's compliment , Image element output enable terminals · 8-bit and 16-bit CPU interface (coefficient setting) · Silicon , main scanning lines. Operation results are expressed by 13-bit integer two's compliment. · DIV/FA , the lowest bit to the highest bit. ¡mm 3-94 5C67 A C Electrical Characteristics Symbol -
OCR Scan

IC SVI 3101

Abstract: SVI 3105 B 5-bit shift to right 13-bit adder + register Selects whether to enter data or 0 in one input of the , processing: 50 ns/element in serial mode and 25 ns/element in odd-even mode. Input element data is a 6-bit absolute value, and the filter coefficient is signed 7-bit absolute two's compliment. As shown in Fig , Overflow/underflow terminal · Image element output enable terminals · 8-bit and 16-bit CPU interface , results are expressed by 13-bit integer two's compliment. · DIV/FA Divides the final results of the
-
OCR Scan
IC SVI 3101 SVI 3104 c SVI 3101 D IC SVI 3102 svi 3102 IC SVI 3105 D002003

for full adder and half adder

Abstract: 2-bit half adder is stored and used in the subsequent bit time. The most compact combinatorial (parallel) adder, subtracter, or accumulator consists of cascaded CLBs. Each CLB implements a full adder, accepting one bit of , unit, Figure 2, comprises a 1-bit full adder/ subtracter and a carry/borrow flip-flop, and can be , by J. Sklansky. Using this algorithm, a 16-bit adder requires 41 CLBs, but settles in only three CLB , Operand ADD/SUB RESET X3119 Figure 1. Serial Bit Adder/Subtracter Supporting design files
Xilinx
Original
for full adder and half adder 2-bit half adder datasheet for full adder and half adder 74181 ALU alu 74181 SN 74181 XC3000 XC3000A XC3100A C3000 A12-13 B12-13

RL70

Abstract: RL11 ) 50% Duty DC Noise Margin 14 Pin 3 u o o a R LI 0 Fast full adder 10 Pin 90 mW +0.6,-1.4 X X X X RL11 Fast full adder 10 5 24 ns 90 mW +0.6,-1.4 X X X X RL12 Fast full adder 10 6 12 ns 90 mW +0.6,-1.3 X X X X RL13 Fast full adder 10 - 7 13 ns 90 mW +0.6,-1.3 X X X X RL20 Dependent carry fast adder 10 - Pin 125 mW +0.6,-1.4 X X X X RL21 Dependent carry fast adder 10 5 25 ns 125 mW +0.6,-1.4 X X X X RL22 Dependent carry fast adder 10 6 22 ns 125 mW +0.6,-1.3 X X X
-
OCR Scan
RL70 RL11 RL12 RL13 RL20 RL21

TCI6488

Abstract: S1C0 generator. The output of the adder trees consists of 16 I symbols 13-bit wide and 16 Q symbols 13-bit wide , generator. The adder tree input consists of: 77 antenna samples (each is 16-bit complex IQ) from the multiplexer, and a 32-bit I code and a 32-bit Q code from the code generator. The output of the adder trees , 16-bit complex IQ) needed for the adder trees. 3.3.3 Code Generator In · · · · FD mode , generator. The adder tree input consists of: 77 antenna samples (each is 16-bit complex IQ) from the
Texas Instruments
Original
TMS320TCI6488 TCI6488 S1C0 GOLD CODE GCCP gold code generator ovsf

full subtractor

Abstract: 4 bit binary full adder and subtractor bit to be cascaded and rippled from stage to stage. An n - bit carry-lookahead adder can be , . Figure 3. 14-Bit Adder CI Ci A0.2 B0.2 3 3 Z0.2 A0.2 B0.2 G0I2 P0I2 G0I2 , in the adder section. As shown below in the 14-bit subtractor, the borrow bit is generated by each , Adder and Subtractor Macros in ispEXPERT c4 = g3 + p3 . c3 = g3 + p3 (g2 + p2 . g1 + p2 . p1 . , carry propagation. The carry-lookahead can be achieved if the input carry bit for stage i is generated
Lattice Semiconductor
Original
full subtractor 4 bit binary full adder and subtractor 8 bit carry adder P345 G-345 g678

circuit diagram of half adder

Abstract: 2-bit half adder data is sent to both a multiplexer and a 16 bit adder. The output from the adder becomes the other , shift register to create a 24 bit full precision tap result. The lower 15 bits from the adder will be , 15 15 Adder 15 12 compliment 12 Mux 2 15 15 write_address 4 Bit Counter , resources. Note that the sample rate performance is for a 12 bit sample. Single 24 Bit Adder CLK/ Octet , full precision to 16 bit precision will reduce every adder in the adder tree by 4 CLBs. It will also
Xilinx
Original
XC4000 circuit diagram of half adder 9 TAP LUT adaptive filter noise cancellation SPEED CON 5200 xilinx FPGA IIR Filter XAPP055 XC4000E/EX

full subtractor

Abstract: ripple borrow subtractor the figure below. Figure 3. 14-Bit Adder CI Ci A0.2 B0.2 3 3 Z0.2 A0.2 B0 , macros are identical to those used in the adder section. As shown below in the 14-bit subtractor, the , Adder and Subtractor Macros in ispDesignEXPERTk a = g3 + p3 . c3 TM c4 Carry-Lookahead , needed to generate carry propagation. The carry-lookahead can be achieved if the input carry bit for , than allowing the carry bit to be cascaded and rippled from stage to stage. An n - bit
Lattice Semiconductor
Original
ripple borrow subtractor P-345 8 bit adder and subtractor B911 8B683

xilinx FPGA IIR Filter

Abstract: XC4000E bit adder. The output from the adder becomes the other input for the same multiplexer. This creates , the adder to be added to the result of the next octet. The 16 bit adder result from the MSO (octet 3 , result (Bit 0 from the adder and bit 9 from the shift register overlap, so bit 0 from the adder is , Single 24 Bit Adder CLK/ Octet Rate Sample Rate Performance is tap limited Table Generator Size and , . For example changing from full precision to 16 bit precision will reduce every adder in the adder
Xilinx
Original
XC4000E XC4000EX

74ls85

Abstract: 7480 full adder 1 bit 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 Adder Adder Adder Adder Adder Adder Adder Adder A , Dual 1-B it with Carry Dual 1-B it with Carry Full2-Bit w ith Carry Full Binary 4-Bit w /C arry Full Binary 4-Bit w /C arry Full Binary 4-Bit w /C arry Full Binary 4-Bit w /C arry ALU with Internal CLA ALU , 9341 CLA generator for 93S41/9405 CLA fo r 74LS181 4-Bit Ident Excl NOR 4-Bit M agnitude w/Exp 4-Bit M agnitude w/Exp 5-Bit M agnitude 5-Bit M agnitude 6-Bit Identity w /Exp 6-Bit Identity (OC) Priority 8-B it
-
OCR Scan
93S46 74ls85 7480 full adder 1 bit 74LS83 7485 comparator 93S46 6 74182 carry look-ahead 93H183 54H/74H183 54/7483A 54LS/74LS83 54LS/74LS283 93L41

3001 transistor

Abstract: x1 3001 6 to PORT 8 8 ports belong to the system, of which 5 are 8 bits wide, one 6 bit, one 4 bit and one 1 bit wide. All port lines of PORTS 1 to 3 and 6 to 8 can be used as inputs or outputs , the corresponding bit in the direction register is set to 0, the output mode is switched on. After a reset, all bits of a direction register are set to 1. The falling edge of bit 7 of PORT 8 generates , the actual level at port 4. If bit 3 in the control word is active, P4 is used as an R/W-line. If
Micronas
Original
3001 transistor x1 3001 x1 3001 H 76 transistor x1 3001 CCU 2000 CCU2000 6251-367-1DS 3000-I 3001-I D-79108 D-79008

65C02

Abstract: x1 3001 5 are 8 bits wide, one 6 bit, one 4 bit and one 1 bit wide. All port lines of PORTS 1 to 3 and 6 , direction register and the data in the I/O page. If the corresponding bit in the direction register is set , . The falling edge of bit 7 of PORT 8 generates interrupts if the priority of the corresponding , switched to output mode (push-pull). Later read accesses read the actual level at port 4. If bit 3 in the , needed. 5 CCU 3000, CCU 3000-I CCU 3001, CCU 3001-I Mode 1 bit 5,4,3,2,1,0 Direction 2 bit 5
Micronas Intermetall
Original
65C02 CCU3000 74family

x1 3001

Abstract: transistor x1 3001 5 are 8 bits wide, one 6 bit, one 4 bit and one 1 bit wide. All port lines of PORTS 1 to 3 and 6 , direction register and the data in the I/O page. If the corresponding bit in the direction register is set , . The falling edge of bit 7 of PORT 8 generates interrupts if the priority of the corresponding , switched to output mode (push-pull). Later read accesses read the actual level at port 4. If bit 3 in the , needed. 5 CCU 3000, CCU 3000-I CCU 3001, CCU 3001-I Mode 1 bit 5,4,3,2,1,0 Direction 2 bit 5
Micronas Intermetall
Original
INTER METALL 2-bit half adder layout half adder 74

ITT ccu 3000 i

Abstract: P37Y circuits of the CCU is realized as two 8-bit accumulators. In addition, there is a separate adder register , which 5 are 8 bits wide, one 6 bit, one 4 bit and one 1 bit wide. All port lines of PORTS 1 to 3 and 6 , direction register and the data in the I/O page. If the corresponding bit in the direction register is set , . The falling edge of bit 7 of PORT 8 generates interrupts if the priority of the corresponding , switched to output mode (push-pull). Later read accesses read the actual level at port 4. If bit 3 in the
-
OCR Scan
ITT ccu 3000 i P37Y ITT semiconductors ITT Intermetall A1W 73 tr 3001
Showing first 20 results.