NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Part | Manufacturer | Description | Samples | Ordering |
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: MITSUBISHI LSIs M58630P M58630P 2048-BIT 2048-BIT (128-WORD BY 16-BIT 16-BIT) ELECTRICALLY ALTERABLE ROM DESCRIPTION , MITSUBISHI LSIs M58630P M58630P 2048-BIT 2048-BIT (128-WORD BY 16-BIT 16-BIT) ELECTRICALLY ALTERABLE ROM PIN DESCRIPTION Pin , designated by one-of-eight and one-of-sixteen-coded digits 128-word address is assigned in this mode L H H , ELECTRIC MITSUBISHI LSIs M58630P M58630P 2048-BIT 2048-BIT (128-WORD BY 16-BIT 16-BIT) ELECTRICALLY ALTERABLE ROM + 20% , 20 ms A MITSUBISHI ELECTRIC 12 - 5 MITSUBISHI LSIs M58630P M58630P 2048-BIT 2048-BIT (128-WORD BY 16-BIT 16-BIT ... | OCR Scan |
8 pages, |
CT 2048 M58630P 2048-BIT 128-WORD 16-BIT M58630P abstract |
| Abstract: Serial UART with 128-Word FIFOs MAX3107 MAX3107 SPI/I²C UART with 128-Word FIFOs MAX3108 MAX3108 SPI/I²C UART with 128-Word FIFOs in WLP MAX3109 MAX3109 Dual Serial UART with 128-Word FIFOs - Free Samples - Free Samples ... | Original |
3 pages, |
MAX3109 design of UART MAX14830 application notes MAX3107/MAX3108 MAX14830 MAX3107/MAX3108 abstract |
| Abstract: E2PROM that uses the CMOS floating-gate process. Either 128-wordx 16-bit or 256-wordX 8-bit can be , Memory organization select 128-word x 16-bit: Connected to Vcc or open 256-word x 8-bit: Connected to V$s , Set Table 1 Instruction Start Op 256-word x 8-bit 128-word X 16-bit bit code Address Data , program enable or disable mode. 01 oo Figure 4 Read mode timing (128-word x 16-bit) >LR_ 01 n 00 , timing (128-word x 16-bit) Figure 7 Program mode timing (256-word x 8-bit) 3-212 Seiko Instruments ... | OCR Scan |
11 pages, |
S-2921RF01 S-2921R01 S-2921R/RF S-2921R S-2921R/RF abstract |
| Abstract: MITSUBISHI LSIs M6M80021P M6M80021P,L,FP 2048-BIT 2048-BIT( 128-WORD BY 16-BIT 16-BIT) ELECTRICALLY ERASABLE AND PROGRAMMABLE ROM DESCRIPTION The M6M80021 M6M80021 P, L, FP are 2048-bit {128-word x 16-bit) electrically erasable , 0G2flll3 HOT MITSUBISHI . ELECTRIC 3-13 ♦ ' MITSUBISHI LSIs M6M80021P M6M80021P,L,FP 2048-BIT 2048-BIT( 128-WORD BY , ELECTRIC MITSUBISHI LSIs M6M80021P M6M80021P,L,FP 2048-BIT 2048-BIT( 128-WORD BY 16-BIT 16-BIT) ELECTRICALLY ERASABLE AND , LSI$ M6M80021P M6M80021P,L,FP 2048-BIT 2048-BIT( 128-WORD BY 16-BIT 16-BIT) ELECTRICALLY ERASABLE AND PROGRAMMABLE ROM AC ... | OCR Scan |
10 pages, |
SCK 054 M6M80021P M6M80021L M6M80021FP M6M80021 2048-BIT 128-WORD 16-BIT M6M80021P abstract |
| Abstract: PROGRAMMABLE ROM DESCRIPTION The M6M80021P M6M80021P, L, FP are 2048-bit (128-word x 16bit) electrically erasable CMOS , Manufacturer MITSUBISHI LSIs M6M80021P M6M80021P,L,FP 2048-BIT 2048-BIT( 128-WORD BY 16-BIT 16-BIT) ELECTRICALLY ERASABLE AND , 2048-BIT 2048-BIT( 128-WORD BY 16-BIT 16-BIT) ELECTRICALLY ERASABLE AND PROGRAMMABLE ROM STATUS OUTPUT MODE (1) Busy flag , MITSUBISHI LSIs M6M80021P M6M80021P,L,FP 2048-BIT 2048-BIT( 128-WORD BY 16-BIT 16-BIT) ELECTRICALLY ERASABLE AND PROGRAMMABLE ROM , Material Copyrighted By Its Respective Manufacturer MITSUBISHI LSIs M6M80021P M6M80021P,L,FP 2048-BIT 2048-BIT( 128-WORD BY ... | OCR Scan |
10 pages, |
M6M80021P M6M80021L M6M80021FP M6M80021 2048-BITC128-WORD 16-BIT M6M80021P abstract |
| Abstract: E2pROM that uses the CMOS floating-gate process. Either 64-word X 16-bit or 128-wordX 8-bit can be , to Vcc or open 128-word x 8-bit: Connected to GND Figure 1 Seiko Instruments Inc. 3-57 S-2911R/I S-2911R/I , Instruction Start Op 128-word X 8-bit 64-word X 16-bit bit code Address Data Address Data READ (Data , (128-word x 8-bit) 3-62 Seiko Instruments Inc. S-2911R/I S-2911R/I (2) Program mode The PROGRAM instruction, in , \ . / 1 \ f tpR Figure 7 Program mode timing (128-word x 8-bit) When PROGRAM instructions are ... | OCR Scan |
19 pages, |
S-2911R/I S-2911R S-2911I S-2911R/I abstract |
| Abstract: HD10147 HD10147 128-word x 1-bit Random Access Memory The HD10147 HD10147 is a fast 128-word x 1-bit RAM. Bit selection is achieved by means of a 7-bit address, AO through A6. The active-low chip selects and fast chip select access time allow easy memory expansion up to 512 words without affecting system performance. The operating mode (CE input low) is controlled by the WE input. With WE low the chip is in the write mode- the output is low and the data present at Dn is stroed at the selected address. With W1 high the chip is in ... | OCR Scan |
3 pages, |
HD10147 440v 10-35V HD10147 abstract |
| Abstract: HD10147 HD10147 128-word x 1 -bit Random Access Memory The HD10147 HD10147 is a fast 128-word x 1-bit RAM. Bit selection is achieved by means of a 7-bit address, AO through A6. The active-low chip selects and fast chip select access time allow easy memory expansion up to 512 words without affecting system performance. The operating mode (CE input low) is controlied by the WE input. With WÈ low the chip is in the write mode- the output is low and the data present at Dn is stroed at the selected address. With W1 high the chip is in ... | OCR Scan |
3 pages, |
HD10147 HD10147 abstract |
| Abstract: SONY« CXK1024P CXK1024P 2048-bit (128-word x 16-bit, 256-word x 8-bit) Non-volatile Memory Description The CXK1024P CXK1024P is a 2048-bit electrically erasable and programmable E2 PROM organized as 128-word x 16-bit or 256-word x 8-bit. As serial transmission of the data is performed, it corresponds with the , ) During standby 55 nW (Max.) Function 128-word x 16 256-word x 8 Electrically erasable and programmable , at L Data turns to 16-bit mode (128-word x 16-bit). The following functions are available. Name ... | OCR Scan |
11 pages, |
CXK1024P cxk1024 CXK1024P abstract |
| Abstract: unconnected. WP# pull-up when unconnected No supported 128-word/256-byte No supported ... | Original |
4 pages, |
S29GL064 EN29LV640T S29GL064N EN29LV640T/B EN29LV640T/B abstract |
| Abstract: unconnected. WP# Sector 10.5V - 11.5V pull-up when unconnected No supported 128-word Note ... | Original |
4 pages, |
EN29LV320A S29GL032N EN29LV320A abstract |
| Abstract: damage the device.) 11.5V - 12.5V Security Sector No supported 128-word/256-byte Program ... | Original |
4 pages, |
M29W640FB EN29LV640T/B EN29LV640T/B abstract |
| Abstract: unconnected. WP# Sector 10.5V - 11.5V pull-up when unconnected No supported 128-word Note ... | Original |
4 pages, |
EN29LV320B S29GL032N EN29LV320B abstract |
| Abstract: voltage range:1.65-1.95V 90ns 70ns No support (Note) 128-word/256-byte sector No support ... | Original |
3 pages, |
EN29SL160 SUNNY S29AS016J datasheet abstract |
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| Office Automation B LCD Controller LCD Controller Benutzerdefinierte Seite 1 Benutzerdefinierte Seite 2 Benutzerdefinierte Seite 3 Type CGROM CGRAM Package Features 128 Words External External Text and Graphics Available 1/16-1/128 Duty External External External CRT/LCD Controller 1/1-18160 Duty TOSHIBA Katalog-CD LCD Controller Dirk Krause Office Automation Microsoft Excel Type CGROM CGRAM 128 Words External External External External External LCD Controller Worksheets www.datasheetarchive.com/download/34335673-946809ZC/driv_con-v1.xls |
Toshiba | 21/08/1997 | 16 Kb | XLS | driv_con-v1.xls |
| CDP1823 CDP1823 CDP1823 CDP1823, CDP1823C CDP1823C CDP1823C CDP1823C Harris Corporation's Home Page ¤ Semiconductor's Home Page ¤ Product Information ¤ CDP1823 CDP1823 CDP1823 CDP1823, CDP1823C CDP1823C CDP1823C CDP1823C CDP1823 CDP1823 CDP1823 CDP1823, CDP1823C CDP1823C CDP1823C CDP1823C Data Sheets fn1198.pdf 128-Word x 8-Bit LSI Static RAM ( Adobe's pdf format - 36920 bytes) Packaging D24.6 Mil-Std-1835 CDIP2-T24 CDIP2-T24 CDIP2-T24 CDIP2-T24 (D-3, Configuration C) 24 Lead Ceramic Dual-In-Line Metal Seal Package E24.6 (JEDEC MS-011-AA MS-011-AA MS-011-AA MS-011-AA Issue B) 24 Lead Dual-In-Line Plastic Package www.datasheetarchive.com/files/harris/data/fn/fn1/fn1198/index.htm |
Harris | 15/08/1997 | 2.84 Kb | HTM | index.htm |
| CDP1823C/3 CDP1823C/3 CDP1823C/3 CDP1823C/3 Harris Corporation's Home Page ¤ Semiconductor's Home Page ¤ Product Information ¤ CDP1823C/3 CDP1823C/3 CDP1823C/3 CDP1823C/3 CDP1823C/3 CDP1823C/3 CDP1823C/3 CDP1823C/3 Data Sheets fn2982.pdf High-Reliability CMOS 128-Word x 8-Bit Static RAM ( Adobe's pdf format - 35325 bytes) Packaging D24.6 Mil-Std-1835 CDIP2-T24 CDIP2-T24 CDIP2-T24 CDIP2-T24 (D-3, Configuration C) 24 Lead Ceramic Dual-In-Line Metal Seal Package Here's where you can find out how to get your free copy of Adobe's acrobat www.datasheetarchive.com/files/harris/data/fn/fn2/fn2982/index.htm |
Harris | 15/08/1997 | 2.63 Kb | HTM | index.htm |
| -Reliability CMOS 256-Word x 4-Bit LSI Static RAM CDP1823 CDP1823 CDP1823 CDP1823, CDP1823C CDP1823C CDP1823C CDP1823C 128-Word x 8-Bit LSI Static RAM CDP1823C/3 CDP1823C/3 CDP1823C/3 CDP1823C/3 High-Reliability CMOS 128-Word x 8-Bit Static RAM www.datasheetarchive.com/files/harris/families/micro.htm |
Harris | 15/08/1997 | 20.65 Kb | HTM | micro.htm |
| #error This program does not fit in 128 words, minimum 256 words #endif #ifdef _B256 #ifdef _ATMEGA163 ATMEGA163 ATMEGA163 ATMEGA163 #define sig_byte1 0x02 #define sig_byte2 0x94 #define sig_byte3 0x1E #define PAGESIZE 128 //Size in Bytes #ifdef _B128 #error This program does not fit in 128 words, minimum 256 words #endif #ifdef _B256 #define APP_PAGES (2*8192 / PAGESIZE)- (2*256 / PAGESIZE ) #define APP_END APP_PAGES * PAGESIZE #endif #ifdef _B512 #define APP www.datasheetarchive.com/download/53489995-39412ZC/avr109.zip (defines.h) |
Atmel | 16/05/2001 | 8.61 Kb | ZIP | avr109.zip |
| for Increased Memory-Access Performance 128-Word Instruction Cache 2K-Words of Single-Cycle Dual www.datasheetarchive.com/files/texas-instruments/data/html/scss013c.htm |
Texas Instruments | 26/06/1997 | 5.97 Kb | HTM | scss013c.htm |
| for Increased Memory-Access Performance 128-Word Instruction Cache 2K-Words of Single-Cycle Dual www.datasheetarchive.com/files/texas-instruments/data/html/sprs036.htm |
Texas Instruments | 26/06/1997 | 5.97 Kb | HTM | sprs036.htm |
| Dual-Access/Single-Cycle RAM for Increased Memory-Access Performance 128-Word Instruction Cache 2K www.datasheetarchive.com/files/texas-instruments/sc/psheets/abstract/datasht/scss013c.htm |
Texas Instruments | 01/06/1998 | 9.64 Kb | HTM | scss013c.htm |
| address-checking devices, such as the TMS380SRA TMS380SRA TMS380SRA TMS380SRA source-routing accelerator. The TI380C25 TI380C25 TI380C25 TI380C25 has a 128-word www.datasheetarchive.com/files/texas-instruments/sc/psheets/abstract/datasht/spws012.htm |
Texas Instruments | 01/06/1998 | 10.17 Kb | HTM | spws012.htm |
| TI380C27 TI380C27 TI380C27 TI380C27 has a 128-word external I/O space in its memory to support external address-checker devices www.datasheetarchive.com/files/texas-instruments/sc/psheets/abstract/datasht/spws014a.htm |
Texas Instruments | 01/06/1998 | 11.14 Kb | HTM | spws014a.htm |