500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
CD40174BKMSR Intersil Corporation 4000/14000/40000 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP16, CERAMIC, DFP-16 visit Intersil
HCS109HMSR Intersil Corporation HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, UUC16, DIE-16 visit Intersil
HCTS74KMSR Intersil Corporation HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERAMIC, DFP-14 visit Intersil
CD4076BKMSR Intersil Corporation 4000/14000/40000 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP16, CERAMIC, DFP-16 visit Intersil
SN74HCT273ANSRG4 Texas Instruments Octal D-Type Flip-Flops With Clear 20-SO visit Texas Instruments
SN74HCT273ANSRE4 Texas Instruments Octal D-Type Flip-Flops With Clear 20-SO visit Texas Instruments

"Flip Flops"

Catalog Datasheet MFG & Type PDF Document Tags

4-bit bidirectional shift register 74 194

Abstract: 16-LINE TO 4-LINE PRIORITY ENCODERS Function H 1)7', Series HD74S Series Dual 4-input Expanders 60 â'" â'¢ FLIP FLOPS Function HD74 Series HD74S Series J-K Master-Flip Flop (AND Inputs) 72 â'" Dual J-K Flip Flops 73 - â'" Dual D-type Edge-triggered Flip Flops 74 74 Dual J-K Flip Flops (with PR and CLR) 76 â'" Dual J-K Flip Flops 107 " â'" Dual J-K Negative-edge-triggered Flip Flops (wi th PR and CLR) â'" 112 - Dual J-K Negative-edge-triggered Flip Flops ( wi th PR) â'" 113 Dual J-K Negative-edge-triggered Flip
-
OCR Scan
4-bit bidirectional shift register 74 194 16-LINE TO 4-LINE PRIORITY ENCODERS 74 series logic gates 4-bit even parity checker Flip Flops 4-bit shift register 74 194 HD74/HD74S HD74/74S DP-16 DP-20 DP-24 DG-14

16-LINE TO 4-LINE PRIORITY ENCODERS

Abstract: 74 series logic gates HD74 Series HD74S Series Dual 4-input Expanders 60 â'" â'¢ FLIP FLOPS Function HD74 Series HD74S Series J-K Master-Flip Flop (AND Inputs) 72 â'" Dual J-K Flip Flops 73 " â'" Dual D-type Edge-triggered Flip Flops 74 ^ 74 ' Dual J-K Flip Flops (with PR and CLR) 76 â'" Dual J-K Flip Flops 107 " â'" Dual J-K Negative-edge-triggered Flip Flops (with PR and CLR) â'" 112 - Dual J-K Negative-edge-triggered Flip Flops (with PR) â'" 113 Dual J-K Negative-edge-triggered Flip Flops (with PR, Common CLR
-
OCR Scan
DP-14 NAND Gates J-K Flip flops Synchronous 8-Bit Binary Counters synchronous binary counter with latch HD74

Flip Flops

Abstract: 74 series logic gates Dual 4-input Expanders _ â'¢ FLIP FLOPS Function HD74 Series IID74S Series J-K Master-Flip Flop , Dual J-K Flip Flops (with FR and CI.RJ 76 Dual J-K Flip Flop* 107 /S Dual J-K Negiitivc-cd*e-triggered Flip Flops (with PR and CI.R) _ 112 - Dual J-K Ncgative-rdge-trigger«! Flip Flops (wich PR) â'" 113 DmI J-K Nefahte-edgr-tr^ered Flip Flops (with PR. Common CLR. and CnDM CK) 1U - Monostable MuJtivibrator 121-^ Dual Retrifctferable Monnstable Muhivibrators 123 w â'" Hex D-type Flip Flops {with CI.R
-
OCR Scan
H183 quad jk flip flop 2 input nand gate 24v 74 series 7 segment decoders

ic D flip flop 7474

Abstract: T flip flop IC TTL INTEGRATED CIRCUITS DUAL JK MASTER/SLAVE FLIP FLOP GENERAL DESCRIPTION The flip flops described herein are TTI, (Transistor-Transistor Logic) dual ]K Master/Slave flip flops. Asynchrorous CLEAR inputs are provided on the flip flops The device is totally monolithic and designed for use in high speed control and counting applications, where economy is required, and multiple dala inputs are not requiret , after clock pulse. DUAL D FLIP FLOP GENERAL DESCRIPTION The 7474 is designed for use where the
-
OCR Scan
ic D flip flop 7474 T flip flop IC JK flip flop IC ic 7474 features of ic 7474 7474 j-k flip flop

T flip flop IC

Abstract: T flip flop IC no within the 6121 IOC. Each controller has a set of control and status flip flops which are defined below , to be programmed as discussed above. Also, all five flag flip flops are cleared as are the flag sample and interrupt sample flip flops. The interrupt enable flip flops are all set. The strobe flip , flag, flag sample, interrupt sample, interrupt inhibit and strobe flip flops are not disturbed by the , and strobe flip flops. It does not set up the IOC for programming, nor does it disturb the state of
-
OCR Scan
T flip flop IC no T flip flop IC CMOS D flip flop IC 6121 harris harris 6121 6121 HD-6121

T flip flop IC

Abstract: T flip flop IC no a set of control and status flip flops which are defined below: FLAG FLIP FLOP - Internal device , as discussed above. Also, all five flag flip flops are cleared as are the flag sample and interrupt samplef lip flops. The interrupt enable flip flops are all set. The strobe flip flops are cleared, the , , interrupt sample, interrupt inhibit and strobe flip flops are not disturbed by the programming function , met set their interrupt sample flip flops. Note that this is an edge triggered sef and is not a
-
OCR Scan
HD-6495 flip flop dx61 d flip flop DX10 DXO-11 OXO-11

octal Bilateral Switches

Abstract: MM74HC138M MM74HCT08M Quad 2-Input AND Gate MM74HCT32M Quad 2-Input OR Gate MM74HCU04M Hex Inverter Flip Flops & , 0.38 0.48 0.45 1.63 1.63 1.63 0.30 0.34 0.34 0.35 0.30 0.30 Flip Flops & Registers 74ACT74SC Dual D , -Input OR Gate 74AC86SC Quad 2-input Exclusive-OR Gate Flip Flops & Registers 74AC74SC Dual D Flip-Flop , Trigger Input Flip Flops & Registers 74ACTQ273SC Octal D Flip-Flop with Clear 74ACTQ16374SSC 16-Bit D , -Input OR Gate 74VHC86M Quad 2-Input Exclusive OR Gate Flip Flops & Registers 74VHC74M Dual D Flip-Flop with
-
Original
MM74HC00M MM74HC04M MM74HC14M MM74HC74AM MM74HC273WM octal Bilateral Switches MM74HC138M CD4025BCM MM74HC MM74HC02M MM74HC08M

t flip flop

Abstract: COOLRUNNER-II 7 segment met, so the only roadblock is the clock to output time for the T flip flop. Toggle flip flops have , the logic attached to the input of the flip flops, with a single product term being needed for simple , the sum of products logic and simply show the overall result of tying consecutive flip flops together , attaching to the fast input sites on the entry flip flops. Note that each is clocked by the opposite phase , flip flops operating in the "dual edge triggered" mode. Note that the T flops are initialized out of
Xilinx
Original
XAPP379 XAPP375 XAPP376 XAPP377 XAPP378 t flip flop COOLRUNNER-II 7 segment verilog code for johnson counter Abel code for johnson counter FLIP FLOP toggle

Flip Flops

Abstract: D2829  SN54ALS29825, SN74ALS29825, SN74ALS29826 8 BIT BUS INTERFACE FLIP FLOPS WITH 3 STATE OUTPUTS , 655012 â'¢ DALLAS. TEXAS 75265 SN54ALS29825, SN74ALS29825, SN74ALS29826 8 BIT BUS INTERFACE FLIP FLOPS , '¢ DALLAS, TEXAS 75265 SN74ALS29826 8 BIT BUS INTERFACE FLIP FLOPS WITH 3-STATE OUTPUTS FUNCTION TABLE , Instruments POST OFFICE BOX 656012 â'¢ DALLAS. TEXAS 75265 SN54ALS29825 8 BIT BUS INTERFACE FLIP FLOPS WITH , SN54ALS29825 8 BIT BUS INTERFACE FLIP FLOPS WITH 3 STATE OUTPUTS switching characteristics PARAMETER FROM
-
OCR Scan
D2829 AM29825 1N916 1N3064 JD 1801 d708d AM29826 SDAS147B

dx 400

Abstract: dx400 requests are generated only when the sense flip flops are set by an edge and interrupts are enabled by writing to control reg A. Sense flip flops are reset on the following conditions. SENSE FLIP FLOPS , system performance. The PIE samples the sense flip flops and generates an interrupt request for enabled , the HM-6100 when sense flip flops are set during SKIP instructions. This output is open drain. 40 , information â'" not guaranteed. 5-32 Programmable Sense Inputs The sense inputs are used to set sense flip
-
OCR Scan
HD-6101C-9 HD-6103 dx 400 dx400 HD-6101 1500C

dx 400

Abstract: sf hd 850 test the state of the sense flip flops. If the input conditions have set the sense flip flop, the PIE , requests by clearing the sense flip flops. C/3 < OOUJ Q- :r OC LU a. Programmable Outputs FLAGs (1-4 , Sense Inputs The sense inputs are used to set sense flip flops (SENSEFF) inside the PIE. For each sense , FF's are sampled when LXWIAR is high. Interrupt requests are generated only when the sense flip flops are set by an edge and interrupts are enabled by writing to control reg A. Sense flip flops are reset
-
OCR Scan
sf hd 850 skip-2 HD-6101-2 HD-6101-9

FZH115B

Abstract: fzh261 -bit parallel output serial shift register 8-bit serial/parallel input shift register Hex D-type flip flops Quad D-type flip flops Synchronous up/down counter binary 74191 Synchronous up/down counter BCD , -input exclusive-NOR gates with open collector outputs Octal D-type flip flops Quad SR latches 9-bit odd/even , 4-bit data. Octal D-type latches Octal D-type flip flops 4-bit bistable latches Hex D-type flip , flip flops 8-bit shift register Dual 4-bit shift register Quad bilateral switches Decade counter
Electro Value
Original
FZH115B fzh261 FZK105 FZH131 FZJ111 FZH115 74INTEGRATED 16-DIL
Abstract: HD74ALVCH16821 3.3-V 20-blt Bus Interface Flip Flops with 3-state Outputs Preliminary Description The HD74ALVCH16821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs. A buffered output enable (ÔË) input can be used to place the , components. The output enable (OE) input does not affect the internal operations of the flip flops. Old data -
OCR Scan
HD74ALV HD74AI

ts5667

Abstract: D Flip Flops is used to keep track of bit position within the J2 frames. D flip flops are used to control the output of each gating signal. Setting and resetting of these flip flops is done at count values that , clocks passed to the FREEDM-8. Reset of the counter and D flip flops occur every J2 frame boundary. The , flip flops, respectively. Feedback is used by each D flip flop to sustain gating signals until the , flops and then multiplexed to a single output flip flop by logic using the clock gating signals to
PMC-Sierra
Original
PM7366 ts5667 D Flip Flops TS7798 rfpo PM7346 PMC-971136 PM-971136

44k1

Abstract: D Flip Flops 29 72 21 D Flip Flops 28 28 28 28 28 72 32 8 10 10 10 10 76 12 JK Flip Flops 17 17 17 17 17 8 8 Toggle Flip Flops 18 18 , S-R Latches Scannable Flip Flops I/O1 Input Buffers Input Buffers with Pull Up/Pull Down I/O
OKI Electric Industry
Original
MSM13Q MSM98Q MSM98S 44k1 64512 642k J2N0015-38-82 MSM10S MSM38S MSM12R MSM13R MSM32R

Flip Flops

Abstract: Flops with 3-State Outputs. 10-bit D-type Flip Flops with Dual Outputs. 10-bit Bus Interface Flip Flops with 3 , Bus Transceivers with 3-State Outputs. 20-bit D-type Flip Flops with 3-State Outputs. 10-bit D-type Flip Flops with Dual Outputs. 10-bit Bus Interlace Flip Flops with 3-State Outputs. 18
-
OCR Scan
HD74LVC/LV
Abstract: HD74ALVCH162821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs Preliminary Description The H D 74ALVCH162821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition o f the clock (CLK) input, the device provides true data at the Q outputs. A buffered output enable (OE) input can be used to place the , components. The output enable (OE) input does not affect the internal operations o f the flip flops. Old data -
OCR Scan
LYCHI62821

CS48

Abstract: PC44 flip flops, it is important to realize that the flip flops consume negligible power compared to the , driving pins and flip flops. The switching speed of the product terms and output pins become the , accurate static power estimation can be measured. For sequential circuits, the binary values of flip flops , estimate of the distribution of internal components (p-terms, flip flops, pins, etc.). Frequently, it is , . If buried flip flops (i.e. the circuit state) have various flip flops high with others low, this
Xilinx
Original
XC9500XL XAPP114 CS48 PC44 PQ208 TQ100 TQ144

D Flip Flops

Abstract: "Single-Port RAM" 32 32 32 D Flip Flops 8 10 10 10 10 76 12 12 12 Scannable Flip Flops 17 17 17 17 17 8 8 8 8 JK Flip Flops 18 18 18 18 18 0 4 4 4 Toggle Flip Flops 8 8 7 7 7 0 2 2
OKI Electric Industry
Original
MG73Q MG113P 32-768K FJXLSC-MACROLIB-04 MSM98R MSM30R MSM14Q
Abstract: HD74ALVCH16821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs HITACHI ADE-205-171 (Z) Preliminary, 1st. Edition January 1997 Description The HD74ALVCH16821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs. A buffered , affect the internal operations of the flip flops. Old data can be retained or new data can be entered -
OCR Scan
HD74AL CH16821 TTP-56D
Showing first 20 results.