500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
ISL33001IUZ-T Intersil Corporation I2C Bus Buffer with Rise Time Accelerators and Hot Swap Capability; DFN8, MSOP8, SOIC8; Temp Range: -40° to 85°C visit Intersil Buy
ISL33002IRT2Z-T Intersil Corporation I2C Bus Buffer with Rise Time Accelerators and Hot Swap Capability; DFN8, MSOP8; Temp Range: -40° to 85°C visit Intersil Buy
ISL33001IRTZ-T Intersil Corporation I2C Bus Buffer with Rise Time Accelerators and Hot Swap Capability; DFN8, MSOP8, SOIC8; Temp Range: -40° to 85°C visit Intersil Buy
ISL33001IUZ Intersil Corporation I2C Bus Buffer with Rise Time Accelerators and Hot Swap Capability; DFN8, MSOP8, SOIC8; Temp Range: -40° to 85°C visit Intersil Buy
ISL33002IRT2Z Intersil Corporation I2C Bus Buffer with Rise Time Accelerators and Hot Swap Capability; DFN8, MSOP8; Temp Range: -40° to 85°C visit Intersil Buy
ISL33002IUZ Intersil Corporation I2C Bus Buffer with Rise Time Accelerators and Hot Swap Capability; DFN8, MSOP8; Temp Range: -40° to 85°C visit Intersil Buy

"Bus Buffers"

Catalog Datasheet MFG & Type PDF Document Tags

octal tri state buffer ic

Abstract: RS flip flop IC 20 SN74ABTR2245 20 Description MIL Quad Bus Buffers with 3-State Outputs Quad Bus , Octal Buffers and Line Drivers with 3-State Outputs Octal Bus Transceivers with 3-State Outputs , -State Outputs 10-Bit Buffers/Drivers with 3-State Outputs 8-Bit to 9-Bit Parity Bus Transceivers 10 , -Bit Transceivers with 3-State Outputs 9-Bit Bus Transceivers with 3-State Outputs Octal Buffers and Line/MOS , -Bit Registered Bus Transceivers with 3-State Outputs SN74ABT162244 48 16-Bit Buffers/Drivers with Series
Texas Instruments
Original
octal tri state buffer ic RS flip flop IC datasheet a030101 VME64x COnnector Implementation of digital clock using flip flops quad single supply 50 Ohm Line Drivers SN74FB SN74GTL SN74GTLP

datasheet a030101

Abstract: octal tri state buffer ic 20 SN74ABTR2245 20 Description MIL Quad Bus Buffers with 3-State Outputs Quad Bus , Octal Buffers and Line Drivers with 3-State Outputs Octal Bus Transceivers with 3-State Outputs , -State Outputs 10-Bit Buffers/Drivers with 3-State Outputs 8-Bit to 9-Bit Parity Bus Transceivers 10 , -Bit Transceivers with 3-State Outputs 9-Bit Bus Transceivers with 3-State Outputs Octal Buffers and Line/MOS , -Bit Registered Bus Transceivers with 3-State Outputs SN74ABT162244 48 16-Bit Buffers/Drivers with Series
Texas Instruments
Original
smd 1a5 transistor 2b7 smd EIA-232 RS-423 RS-644 TLK2500

16-LINE TO 4-LINE PRIORITY ENCODERS

Abstract: motorola sn74ls138 -STATE OUTPUTS OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS OCTAL BUS , OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS OCTAL BUS TRANSCEIVERS WITH 3 , BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS DATA SELECTORS , 3-STATE OUTPUTS OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS OCTAL BUS TRANSCEIVERS WITH 3
Texas Instruments
Original
16-LINE TO 4-LINE PRIORITY ENCODERS motorola sn74ls138 cmos inverter gates cmos nand gate open collector SN74LS7 MC74F08 MC74AC00 MC74AC02 MC74AC04 MC74AC05 MC74AC08 MC74AC10

Flip Flops

Abstract: HD74ALVCH16827 HD74ALVCH16835 16-bit Buffers/Line Drivers with 3-State Outputs. 16-bit Bus Transceivers with 3-State Outputs. 12-bit to 24-bit Multiplexed D-type Latches with 3-State Outputs 12-bit to 24-bit Registered Bus Transceivers with 3-State Outputs 12-bit to 24-bit Registered Bus Exchanger with 3-State Outputs. 16 , -State Outputs. 18-bit Universal Bus Transceivers with 3
-
OCR Scan
Flip Flops HD74LVC/LV

Buffers

Abstract: RX 251 204 Bus Usage by MCF5272 Ethernet Module MCF5272 Bus Usage Page 0 February 5, 2001 · Summary Charts show bus utilization for 100 Mbps full duplex Ethernet - Summary of bus utilization , Modeling assumes all data structures aligned on 16 byte address boundary Worse case full duplex bus utilization can be as high as 40%. Shows peak bus utilization when end of Rx frame DMA overlaps start of Tx , average bus utilization during half duplex operation - Software designers must take into account impact
Motorola
Original
Buffers RX 251 204

IC 40106 pin diagram

Abstract: hct 4047 bt SN54ABT646, SN74ABT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS068E ­ JULY , B1 B2 B3 B4 B5 B6 B7 B8 SN54ABT646 . . . FK PACKAGE (TOP VIEW) These devices consist of bus , directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the , control (DIR) determines which bus will receive data when OE is low. In the isolation mode (OE high), A , , SN74ABT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS068E ­ JULY 1991 ­ REVISED JULY
Texas Instruments
Original
IC 40106 pin diagram hct 4047 bt CD4000 SERIES BOOK IC 40106 pin sn 16861 7805 acv MIL-STD-883C JESD-17 ABT646 SCAU001A SN74ABT646DBR SN74ABT646DGVR

CD4000 SERIES BOOK

Abstract: philips 18504 SN54ABT623A, SN74ABT623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS114D ­ FEBRUARY 1991 ­ , SN74ABT623 bus transceivers are designed for asynchronous communication between data buses. The , true data at their outputs. These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic levels at the output-enable (OEAB and OEBA) inputs. A3 , enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus
Texas Instruments
Original
philips 18504 ci ttl sn74ls00 sn74 series TTL logic gates list IC CD 4033 pin configuration LVT 4502 SCBD001B MIL-STD-883 SDYU001O SCET004 SN74ABT623DBR SN74ABT623DW SN74ABT623N

dual schmitt-trigger inverters

Abstract: hc251 .5-1C Quadruple Bus Buffer Gates With 3-State Quadruple Bus Buffer Gates With 3-State Outputs. 5-11 Quadruple Bus Buffer Gates With 3-State i , Buffers and Line Drivers With 3-State Outputs .5-273 Octal Buffers and LineDrivers With 3-State Outputs
-
OCR Scan
dual schmitt-trigger inverters hc251 HCT02 HCU04 HCT04 HCT08 HCT14 HCT32

125c74

Abstract: TTL CI 7805 SN54HC244, SN74HC244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SCLS130B ­ DECEMBER 1982 ­ REVISED MAY 1997 D D D 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers , . DB, DW, N, OR PW PACKAGE (TOP VIEW) description These octal buffers and line drivers are , drivers, and bus-oriented receivers and transmitters. The 'HC244 are organized as two 4-bit buffers , SN54HC244, SN74HC244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SCLS130B ­ DECEMBER 1982 ­ REVISED
Texas Instruments
Original
125c74 TTL CI 7805 1A2 CPU TSSOP 20PIN SN74BCT126 LVCC3 cmos 555 SN74HC244DBR SN74HC244DW SN74HC244N SN74HC244NSR SN74HC244PWR SDYZ001A

Difference between LS, HC, HCT devices

Abstract: CD4000 SERIES BOOK , low skew requirements, bus termination, memory drivers, and low-impedance drivers. TI offers a wide , . . . . . . . SSYA002C CBT (5-V) and CBTLV (3.3-V) Bus Switches Including LV Analog Switches Data , . . . . . . . . . 2­7 Other Types and Specialized Bus Switches . . . . . . . . . . . . . . . . . . , . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3­6 Boundary-Scan (JTAG) Bus , . . . . . . . . . . . . . . . . . . . . . . . . . . . 3­6 Buffers and Drivers . . . . . . . . . . .
Texas Instruments
Original
Difference between LS, HC, HCT devices 74HCT 4013 DATASHEET SCBD002C Quad 2 input nand gate cd 4093 SCHS176 sn 16861 ng

HMC 713

Abstract: Matra-Harris Semiconductor and data bus buffers and the RAM selection, according to the access type, either 8 or 16-bits. When , signal enables the data bus buffers between the DualPort RAM and the processor "A" data buses. This , FUNCTION "B" DATA ENABLE: This signal enables the data bus buffers between the DualPort RAM and the , direction of the buffers with the outputs enabled. If the address range of processor "A" towards the bus of , BUFFERS The data bus buffers for processor "A" are bi directional. Buffer enable is carried out using
-
OCR Scan
HMC-6207 HMC 713 Matra-Harris Semiconductor Matra-Harris Multibus ii protocol Multibus arbitration protocol 16-BITS 80C86 80C88

ten segment display 74HC

Abstract: CD4000 SERIES BOOK particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working , a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus , bus lines without interface or pullup components. SN54ALS373, SN54AS373 . . . J PACKAGE SN74ALS373A , testability, low skew requirements, bus termination, memory drivers, and low-impedance drivers. TI offers a , CBTLV (3.3-V) Bus Switches Data Book (December 1998) . . . . . . . . . . . . SCDD001B Design
Texas Instruments
Original
ten segment display 74HC nobel tv circuit SCLS298 ic HC 4066 AG application notes signetics CMOS DECADE COUNTER 4017 SN74AS373 SDAS083B SDYA010 SCYT126 SZZU001B SN74ALS373ADBLE

4044N

Abstract: MONOSTABLE MULTIVIBRATORS WITH 4093 design issues, including testability, low skew requirements, bus termination, memory drivers, and , . . . . . . . SSYA002C CBT (5-V) and CBTLV (3.3-V) Bus Switches Data Book (December 1998) . . . . . , . . . . . . . . . . . . . . . . . . . 1­24 High-Performance Bus Solutions for System Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1­25 Every Bus , Boundary-Scan (JTAG) Bus Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Texas Instruments
Original
4044N MONOSTABLE MULTIVIBRATORS WITH 4093 transistor t18 FET lvc4245 ic MAX 8997 40106 internal circuit diagram SN74LS05 SN74LS05D SN74LS05DBLE SN74LS05DBR SN74LS05DR SN74LS05N

74HCT 4013

Abstract: CD4078 SN54HC240, SN74HC240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SCLS128B ­ DECEMBER 1982 ­ REVISED MAY 1997 D D D 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers , . . J OR W PACKAGE SN74HC240 . . . DW OR N PACKAGE (TOP VIEW) description These octal buffers , organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs. When OE is low, the device , 2A2 1 SN54HC240, SN74HC240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SCLS128B ­
Texas Instruments
Original
74HCT 4013 CD4078 SN74ALS679 4093 BF philips 74hct data book sn74hcu04 HC240 SN74HC240DW SN74HC240N SN74HC240PWR SN74HC240DWR SN74HC240N3

SN502

Abstract: 163245 SN54F244, SN74F244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SDFS063A ­ D2932, MARCH 1987 ­ REVISED OCTOBER 1993 · · 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Package , VIEW) description These octal buffers and line drivers are designed specifically to improve both , ) inputs, and complementary OE and OE inputs. The F244 is organized as two 4-bit buffers/line drivers with , DALLAS, TEXAS 75265 2Y1 GND 2A1 1Y4 2A2 2­1 SN54F244, SN74F244 OCTAL BUFFERS/DRIVERS WITH 3
Texas Instruments
Original
SN502 163245 cd408 ic 4024 7-stage counter 4000 series CMOS Logic ICs 4030 TOSHIBA GENERAL CATALOG 1993 SN74F244DBLE SN74F244DBR SN74F244DW SN74F244DWR SN74F244N SN74F244N3

74HC octal bidirectional latch

Abstract: ic 4511 decoder ttl SN54ABT640, SN74ABT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS104C ­ FEBRUARY 1991 ­ , SN54ABT640 . . . FK PACKAGE (TOP VIEW) A2 A1 DIR VCC description The 'ABT640 bus transceivers are , bus to the B bus or from the B bus to the A bus, depending on the level at the directioncontrol (DIR , OE L L H DIR L H X OPERATION B data to A bus A data to B bus Isolation Please be aware that an , A8 GND B8 B7 B6 1 SN54ABT640, SN74ABT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS104C
Texas Instruments
Original
74HC octal bidirectional latch ic 4511 decoder ttl SCED008B cd4536 cmos ALL 4000- 4001- 4002 TO 4099 series IN MOTOROLA SCAD001 SN74ABT640DBR SN74ABT640DW SN74ABT640N SN74ABT640PWR SN74ABT640DBLE SN74ABT640DWR

hct 4047 bt

Abstract: SN74ALS679 design issues, including testability, low skew requirements, bus termination, memory drivers, and , . . . . . . . SSYA002C CBT (5-V) and CBTLV (3.3-V) Bus Switches Data Book (December 1998) . . . . . , . . . . . . . . . . . . . . . . . . . 1­24 High-Performance Bus Solutions for System Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1­25 Every Bus , Boundary-Scan (JTAG) Bus Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Texas Instruments
Original
FCT Fast CMOS TTL Logic 7804 inverter 74LS 4075 SN74HC139 4069 CMOS hex inverter SDAD001 SN54/74LS123 SDLA006A SDYA012 SN74LS138D SN74LS138DR SN74LS138N

sn74 series TTL logic gates list

Abstract: SCLS298 design issues, including testability, low skew requirements, bus termination, memory drivers, and , . . . . . . . SSYA002C CBT (5-V) and CBTLV (3.3-V) Bus Switches Data Book (December 1998) . . . . . , . . . . . . . . . . . . . . . . . . . 1­24 High-Performance Bus Solutions for System Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1­25 Every Bus , Boundary-Scan (JTAG) Bus Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Texas Instruments
Original
IC 4073 SN74LS02 function ic ct 4017 4066 bd SN74CBT162292 electromechanical catalog SN74LS02 SN74LS02D SN74LS02DR SN74LS02J SN74LS02N SN74LS02N3

retriggerable monostable 40106

Abstract: sn74 series TTL logic gates list design issues, including testability, low skew requirements, bus termination, memory drivers, and , . . . . . . . SSYA002C CBT (5-V) and CBTLV (3.3-V) Bus Switches Data Book (December 1998) . . . . . , . . . . . . . . . . . . . . . . . . . 1­24 High-Performance Bus Solutions for System Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1­25 Every Bus , Boundary-Scan (JTAG) Bus Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Texas Instruments
Original
retriggerable monostable 40106 SCAD001D 4011BE digital ic cd 4066 SN74XXX SN74LS00 SN54ABT377 SN74ABT377A SCBS156E SN74ABT377ADBR SN74ABT377ADW SN74ABT377ADWR

SN502

Abstract: 40106 internal circuit diagram design issues, including testability, low skew requirements, bus termination, memory drivers, and , . . . . . . . SSYA002C CBT (5-V) and CBTLV (3.3-V) Bus Switches Data Book (December 1998) . . . . . , . . . . . . . . . . . . . . . . . . . 1­24 High-Performance Bus Solutions for System Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1­25 Every Bus , Boundary-Scan (JTAG) Bus Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Texas Instruments
Original
88ti CD4527 vhct 244 CD4502 philips hl 5123 SN74LVC2 SN74LS04 SN74LS04D SN74LS04DR SN74LS04J SN74LS04N SN74LS04N3
Showing first 20 results.